time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
2,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
2,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
5,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, None]","[None, None]"
5,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
9,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
9,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
10,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
10,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
11,1 finished all bursts,finished,1,CPU0,[],[],"[None, '2']","[None, None]"
14,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"[None, None]","[None, None]"
14,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, None]"
16,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","[None, None]"
16,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","[None, None]"
17,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '3']","[None, None]"
17,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"[None, '3']","['2', None]"
21,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"[None, None]","['2', None]"
21,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['2', None]"
23,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, None]","['2', None]"
23,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"[None, None]","['2', '3']"
29,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],[],"[None, None]","[None, '3']"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","[None, '3']"
32,4 added to ready queue,enqueue,4,,['4'],[],"['2', None]","[None, '3']"
32,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['2', '4']","[None, '3']"
34,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '4']","[None, '3']"
34,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '4']","[None, '3']"
37,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '4']","[None, '3']"
37,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['2'],"[None, None]","[None, '3']"
37,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['2'],"['4', None]","[None, '3']"
37,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['4', None]","['2', '3']"
39,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],[],"['4', None]","['2', None]"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
41,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],[],"[None, '3']","['2', None]"
41,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '3']","['2', None]"
42,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],[],"['4', None]","['2', None]"
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['2', None]"
45,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],['4'],"[None, '3']","['2', None]"
45,4 dispatched to IO1,dispatch_io,4,IO1,[],[],"[None, '3']","['2', '4']"
47,5 added to ready queue,enqueue,5,,['5'],[],"[None, '3']","['2', '4']"
47,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '3']",[],"[None, None]","['2', '4']"
47,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['3'],[],"['5', None]","['2', '4']"
47,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['5', '3']","['2', '4']"
50,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],['3'],"['5', None]","['2', '4']"
52,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['3'],"[None, None]","['2', '4']"
52,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['3'],"['5', None]","['2', '4']"
55,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],['3'],"['5', None]","[None, '4']"
55,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['5', '2']","[None, '4']"
55,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['5', '2']","['3', '4']"
56,6 added to ready queue,enqueue,6,,['6'],[],"['5', '2']","['3', '4']"
56,4 finished I/O → ready queue,io_to_ready,4,IO1,"['6', '4']",[],"['5', '2']","['3', None]"
57,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '4', '5']",[],"[None, '2']","['3', None]"
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '5']",[],"['6', '2']","['3', None]"
58,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['4', '5']",['6'],"[None, '2']","['3', None]"
58,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['4', '5']","['6', '2']","[None, None]","['3', None]"
58,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['5'],"['6', '2']","['4', None]","['3', None]"
58,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['6', '2']","['4', '5']","['3', None]"
58,6 dispatched to IO1,dispatch_io,6,IO1,[],['2'],"['4', '5']","['3', '6']"
59,7 added to ready queue,enqueue,7,,['7'],['2'],"['4', '5']","['3', '6']"
63,8 added to ready queue,enqueue,8,,"['7', '8']",['2'],"['4', '5']","['3', '6']"
63,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['7', '8']","['2', '4']","[None, '5']","['3', '6']"
63,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '8', '5']","['2', '4']","[None, None]","['3', '6']"
63,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '5']","['2', '4']","['7', None]","['3', '6']"
63,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['5'],"['2', '4']","['7', '8']","['3', '6']"
66,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['5'],"['2', '4', '7']","[None, '8']","['3', '6']"
66,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '4', '7']","['5', '8']","['3', '6']"
67,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['2', '4', '7']","['5', '8']","[None, '6']"
67,2 dispatched to IO0,dispatch_io,2,IO0,['3'],"['4', '7']","['5', '8']","['2', '6']"
68,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['3'],"['4', '7', '5']","[None, '8']","['2', '6']"
68,8 finished CPU → wait queue,cpu_to_io,8,CPU1,['3'],"['4', '7', '5', '8']","[None, None]","['2', '6']"
68,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '7', '5', '8']","['3', None]","['2', '6']"
71,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['4', '7', '5', '8']","[None, None]","['2', '6']"
71,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '7', '5', '8']","['3', None]","['2', '6']"
75,6 finished I/O → ready queue,io_to_ready,6,IO1,['6'],"['4', '7', '5', '8']","['3', None]","['2', None]"
75,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '7', '5', '8']","['3', '6']","['2', None]"
75,4 dispatched to IO1,dispatch_io,4,IO1,[],"['7', '5', '8']","['3', '6']","['2', '4']"
76,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '5', '8']","[None, '6']","['2', '4']"
76,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '5', '8']","['3', '6']","['2', '4']"
77,9 added to ready queue,enqueue,9,,['9'],"['7', '5', '8']","['3', '6']","['2', '4']"
78,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['9', '3']","['7', '5', '8']","[None, '6']","['2', '4']"
78,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['3'],"['7', '5', '8']","['9', '6']","['2', '4']"
80,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '6']","['7', '5', '8']","['9', None]","['2', '4']"
80,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],"['7', '5', '8']","['9', '3']","['2', '4']"
83,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '9']","['7', '5', '8']","[None, '3']","['2', '4']"
83,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['7', '5', '8']","['6', '3']","['2', '4']"
84,3 finished all bursts,finished,3,CPU1,['9'],"['7', '5', '8']","['6', None]","['2', '4']"
84,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '5', '8']","['6', '9']","['2', '4']"
87,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '5', '8', '6']","[None, '9']","['2', '4']"
87,9 finished CPU → wait queue,cpu_to_io,9,CPU1,[],"['7', '5', '8', '6', '9']","[None, None]","['2', '4']"
92,4 finished I/O → ready queue,io_to_ready,4,IO1,['4'],"['7', '5', '8', '6', '9']","[None, None]","['2', None]"
92,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['7', '5', '8', '6', '9']","['4', None]","['2', None]"
92,7 dispatched to IO1,dispatch_io,7,IO1,[],"['5', '8', '6', '9']","['4', None]","['2', '7']"
95,10 added to ready queue,enqueue,10,,['10'],"['5', '8', '6', '9']","['4', None]","['2', '7']"
95,11 added to ready queue,enqueue,11,,"['10', '11']","['5', '8', '6', '9']","['4', None]","['2', '7']"
95,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['11'],"['5', '8', '6', '9']","['4', '10']","['2', '7']"
96,7 finished I/O → ready queue,io_to_ready,7,IO1,"['11', '7']","['5', '8', '6', '9']","['4', '10']","['2', None]"
96,5 dispatched to IO1,dispatch_io,5,IO1,"['11', '7']","['8', '6', '9']","['4', '10']","['2', '5']"
97,12 added to ready queue,enqueue,12,,"['11', '7', '12']","['8', '6', '9']","['4', '10']","['2', '5']"
97,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['11', '7', '12', '4']","['8', '6', '9']","[None, '10']","['2', '5']"
97,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '12', '4']","['8', '6', '9']","['11', '10']","['2', '5']"
98,13 added to ready queue,enqueue,13,,"['7', '12', '4', '13']","['8', '6', '9']","['11', '10']","['2', '5']"
99,2 finished I/O → ready queue,io_to_ready,2,IO0,"['7', '12', '4', '13', '2']","['8', '6', '9']","['11', '10']","[None, '5']"
99,8 dispatched to IO0,dispatch_io,8,IO0,"['7', '12', '4', '13', '2']","['6', '9']","['11', '10']","['8', '5']"
100,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '12', '4', '13', '2', '10']","['6', '9']","['11', None]","['8', '5']"
100,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '4', '13', '2', '10']","['6', '9']","['11', '7']","['8', '5']"
102,14 added to ready queue,enqueue,14,,"['12', '4', '13', '2', '10', '14']","['6', '9']","['11', '7']","['8', '5']"
102,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '4', '13', '2', '10', '14', '11']","['6', '9']","[None, '7']","['8', '5']"
102,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '13', '2', '10', '14', '11']","['6', '9']","['12', '7']","['8', '5']"
103,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['4', '13', '2', '10', '14', '11']","['6', '9', '7']","['12', None]","['8', '5']"
103,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '2', '10', '14', '11']","['6', '9', '7']","['12', '4']","['8', '5']"
104,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['13', '2', '10', '14', '11']","['6', '9', '7', '4']","['12', None]","['8', '5']"
104,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['2', '10', '14', '11']","['6', '9', '7', '4']","['12', '13']","['8', '5']"
107,15 added to ready queue,enqueue,15,,"['2', '10', '14', '11', '15']","['6', '9', '7', '4']","['12', '13']","['8', '5']"
107,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '10', '14', '11', '15', '12']","['6', '9', '7', '4']","[None, '13']","['8', '5']"
107,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '14', '11', '15', '12']","['6', '9', '7', '4']","['2', '13']","['8', '5']"
109,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '14', '11', '15', '12', '13']","['6', '9', '7', '4']","['2', None]","['8', '5']"
109,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '11', '15', '12', '13']","['6', '9', '7', '4']","['2', '10']","['8', '5']"
110,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['14', '11', '15', '12', '13']","['6', '9', '7', '4', '10']","['2', None]","['8', '5']"
110,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '15', '12', '13']","['6', '9', '7', '4', '10']","['2', '14']","['8', '5']"
111,16 added to ready queue,enqueue,16,,"['11', '15', '12', '13', '16']","['6', '9', '7', '4', '10']","['2', '14']","['8', '5']"
112,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '15', '12', '13', '16', '2']","['6', '9', '7', '4', '10']","[None, '14']","['8', '5']"
112,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '12', '13', '16', '2']","['6', '9', '7', '4', '10']","['11', '14']","['8', '5']"
113,8 finished I/O → ready queue,io_to_ready,8,IO0,"['15', '12', '13', '16', '2', '8']","['6', '9', '7', '4', '10']","['11', '14']","[None, '5']"
113,6 dispatched to IO0,dispatch_io,6,IO0,"['15', '12', '13', '16', '2', '8']","['9', '7', '4', '10']","['11', '14']","['6', '5']"
115,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '12', '13', '16', '2', '8', '14']","['9', '7', '4', '10']","['11', None]","['6', '5']"
115,5 finished I/O → ready queue,io_to_ready,5,IO1,"['15', '12', '13', '16', '2', '8', '14', '5']","['9', '7', '4', '10']","['11', None]","['6', None]"
115,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '13', '16', '2', '8', '14', '5']","['9', '7', '4', '10']","['11', '15']","['6', None]"
115,9 dispatched to IO1,dispatch_io,9,IO1,"['12', '13', '16', '2', '8', '14', '5']","['7', '4', '10']","['11', '15']","['6', '9']"
116,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '13', '16', '2', '8', '14', '5', '11']","['7', '4', '10']","[None, '15']","['6', '9']"
116,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '16', '2', '8', '14', '5', '11']","['7', '4', '10']","['12', '15']","['6', '9']"
119,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['13', '16', '2', '8', '14', '5', '11']","['7', '4', '10', '12']","[None, '15']","['6', '9']"
119,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['16', '2', '8', '14', '5', '11']","['7', '4', '10', '12']","['13', '15']","['6', '9']"
120,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['16', '2', '8', '14', '5', '11', '15']","['7', '4', '10', '12']","['13', None]","['6', '9']"
120,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['2', '8', '14', '5', '11', '15']","['7', '4', '10', '12']","['13', '16']","['6', '9']"
123,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['2', '8', '14', '5', '11', '15']","['7', '4', '10', '12', '13']","[None, '16']","['6', '9']"
123,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '14', '5', '11', '15']","['7', '4', '10', '12', '13']","['2', '16']","['6', '9']"
125,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['8', '14', '5', '11', '15', '16']","['7', '4', '10', '12', '13']","['2', None]","['6', '9']"
125,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '5', '11', '15', '16']","['7', '4', '10', '12', '13']","['2', '8']","['6', '9']"
127,17 added to ready queue,enqueue,17,,"['14', '5', '11', '15', '16', '17']","['7', '4', '10', '12', '13']","['2', '8']","['6', '9']"
128,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '5', '11', '15', '16', '17', '2']","['7', '4', '10', '12', '13']","[None, '8']","['6', '9']"
128,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '11', '15', '16', '17', '2']","['7', '4', '10', '12', '13']","['14', '8']","['6', '9']"
129,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['5', '11', '15', '16', '17', '2', '14']","['7', '4', '10', '12', '13']","[None, '8']","['6', '9']"
129,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['5', '11', '15', '16', '17', '2', '14']","['7', '4', '10', '12', '13', '8']","[None, None]","['6', '9']"
129,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '15', '16', '17', '2', '14']","['7', '4', '10', '12', '13', '8']","['5', None]","['6', '9']"
129,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '16', '17', '2', '14']","['7', '4', '10', '12', '13', '8']","['5', '11']","['6', '9']"
133,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['15', '16', '17', '2', '14']","['7', '4', '10', '12', '13', '8', '11']","['5', None]","['6', '9']"
133,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '16', '17', '2', '14', '6']","['7', '4', '10', '12', '13', '8', '11']","['5', None]","[None, '9']"
133,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '2', '14', '6']","['7', '4', '10', '12', '13', '8', '11']","['5', '15']","[None, '9']"
133,7 dispatched to IO0,dispatch_io,7,IO0,"['16', '17', '2', '14', '6']","['4', '10', '12', '13', '8', '11']","['5', '15']","['7', '9']"
134,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '17', '2', '14', '6', '5']","['4', '10', '12', '13', '8', '11']","[None, '15']","['7', '9']"
134,7 finished I/O → ready queue,io_to_ready,7,IO0,"['16', '17', '2', '14', '6', '5', '7']","['4', '10', '12', '13', '8', '11']","[None, '15']","[None, '9']"
134,9 finished I/O → ready queue,io_to_ready,9,IO1,"['16', '17', '2', '14', '6', '5', '7', '9']","['4', '10', '12', '13', '8', '11']","[None, '15']","[None, None]"
134,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '2', '14', '6', '5', '7', '9']","['4', '10', '12', '13', '8', '11']","['16', '15']","[None, None]"
134,4 dispatched to IO0,dispatch_io,4,IO0,"['17', '2', '14', '6', '5', '7', '9']","['10', '12', '13', '8', '11']","['16', '15']","['4', None]"
134,10 dispatched to IO1,dispatch_io,10,IO1,"['17', '2', '14', '6', '5', '7', '9']","['12', '13', '8', '11']","['16', '15']","['4', '10']"
137,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['17', '2', '14', '6', '5', '7', '9']","['12', '13', '8', '11', '15']","['16', None]","['4', '10']"
137,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['2', '14', '6', '5', '7', '9']","['12', '13', '8', '11', '15']","['16', '17']","['4', '10']"
138,18 added to ready queue,enqueue,18,,"['2', '14', '6', '5', '7', '9', '18']","['12', '13', '8', '11', '15']","['16', '17']","['4', '10']"
139,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['2', '14', '6', '5', '7', '9', '18']","['12', '13', '8', '11', '15', '16']","[None, '17']","['4', '10']"
139,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '6', '5', '7', '9', '18']","['12', '13', '8', '11', '15', '16']","['2', '17']","['4', '10']"
142,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '6', '5', '7', '9', '18', '17']","['12', '13', '8', '11', '15', '16']","['2', None]","['4', '10']"
142,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '5', '7', '9', '18', '17']","['12', '13', '8', '11', '15', '16']","['2', '14']","['4', '10']"
143,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['6', '5', '7', '9', '18', '17']","['12', '13', '8', '11', '15', '16', '2']","[None, '14']","['4', '10']"
143,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7', '9', '18', '17']","['12', '13', '8', '11', '15', '16', '2']","['6', '14']","['4', '10']"
147,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '7', '9', '18', '17', '14']","['12', '13', '8', '11', '15', '16', '2']","['6', None]","['4', '10']"
147,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '9', '18', '17', '14']","['12', '13', '8', '11', '15', '16', '2']","['6', '5']","['4', '10']"
148,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '9', '18', '17', '14', '6']","['12', '13', '8', '11', '15', '16', '2']","[None, '5']","['4', '10']"
148,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '18', '17', '14', '6']","['12', '13', '8', '11', '15', '16', '2']","['7', '5']","['4', '10']"
151,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '18', '17', '14', '6', '4']","['12', '13', '8', '11', '15', '16', '2']","['7', '5']","[None, '10']"
151,12 dispatched to IO0,dispatch_io,12,IO0,"['9', '18', '17', '14', '6', '4']","['13', '8', '11', '15', '16', '2']","['7', '5']","['12', '10']"
152,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['9', '18', '17', '14', '6', '4']","['13', '8', '11', '15', '16', '2', '7']","[None, '5']","['12', '10']"
152,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['9', '18', '17', '14', '6', '4', '5']","['13', '8', '11', '15', '16', '2', '7']","[None, None]","['12', '10']"
152,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '17', '14', '6', '4', '5']","['13', '8', '11', '15', '16', '2', '7']","['9', None]","['12', '10']"
152,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '14', '6', '4', '5']","['13', '8', '11', '15', '16', '2', '7']","['9', '18']","['12', '10']"
153,19 added to ready queue,enqueue,19,,"['17', '14', '6', '4', '5', '19']","['13', '8', '11', '15', '16', '2', '7']","['9', '18']","['12', '10']"
153,10 finished I/O → ready queue,io_to_ready,10,IO1,"['17', '14', '6', '4', '5', '19', '10']","['13', '8', '11', '15', '16', '2', '7']","['9', '18']","['12', None]"
153,13 dispatched to IO1,dispatch_io,13,IO1,"['17', '14', '6', '4', '5', '19', '10']","['8', '11', '15', '16', '2', '7']","['9', '18']","['12', '13']"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '14', '6', '4', '5', '19', '10', '9']","['8', '11', '15', '16', '2', '7']","[None, '18']","['12', '13']"
157,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '14', '6', '4', '5', '19', '10', '9', '18']","['8', '11', '15', '16', '2', '7']","[None, None]","['12', '13']"
157,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '6', '4', '5', '19', '10', '9', '18']","['8', '11', '15', '16', '2', '7']","['17', None]","['12', '13']"
157,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '4', '5', '19', '10', '9', '18']","['8', '11', '15', '16', '2', '7']","['17', '14']","['12', '13']"
158,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['6', '4', '5', '19', '10', '9', '18']","['8', '11', '15', '16', '2', '7', '14']","['17', None]","['12', '13']"
158,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '5', '19', '10', '9', '18']","['8', '11', '15', '16', '2', '7', '14']","['17', '6']","['12', '13']"
159,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['4', '5', '19', '10', '9', '18', '17']","['8', '11', '15', '16', '2', '7', '14']","[None, '6']","['12', '13']"
159,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '19', '10', '9', '18', '17']","['8', '11', '15', '16', '2', '7', '14']","['4', '6']","['12', '13']"
160,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['5', '19', '10', '9', '18', '17']","['8', '11', '15', '16', '2', '7', '14', '6']","['4', None]","['12', '13']"
160,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '10', '9', '18', '17']","['8', '11', '15', '16', '2', '7', '14', '6']","['4', '5']","['12', '13']"
161,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['19', '10', '9', '18', '17', '5']","['8', '11', '15', '16', '2', '7', '14', '6']","['4', None]","['12', '13']"
161,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '9', '18', '17', '5']","['8', '11', '15', '16', '2', '7', '14', '6']","['4', '19']","['12', '13']"
162,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['10', '9', '18', '17', '5']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","[None, '19']","['12', '13']"
162,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '18', '17', '5']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","['10', '19']","['12', '13']"
165,20 added to ready queue,enqueue,20,,"['9', '18', '17', '5', '20']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","['10', '19']","['12', '13']"
165,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['9', '18', '17', '5', '20', '19']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","['10', None]","['12', '13']"
165,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '17', '5', '20', '19']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","['10', '9']","['12', '13']"
167,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '17', '5', '20', '19', '10']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","[None, '9']","['12', '13']"
167,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '5', '20', '19', '10']","['8', '11', '15', '16', '2', '7', '14', '6', '4']","['18', '9']","['12', '13']"
168,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['17', '5', '20', '19', '10']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['18', None]","['12', '13']"
168,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['5', '20', '19', '10']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['18', '17']","['12', '13']"
169,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['5', '20', '19', '10', '18']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","[None, '17']","['12', '13']"
169,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '19', '10', '18']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['5', '17']","['12', '13']"
173,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '19', '10', '18', '17']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['5', None]","['12', '13']"
173,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '10', '18', '17']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['5', '20']","['12', '13']"
174,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['19', '10', '18', '17', '5']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","[None, '20']","['12', '13']"
174,13 finished I/O → ready queue,io_to_ready,13,IO1,"['19', '10', '18', '17', '5', '13']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","[None, '20']","['12', None]"
174,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '18', '17', '5', '13']","['8', '11', '15', '16', '2', '7', '14', '6', '4', '9']","['19', '20']","['12', None]"
174,8 dispatched to IO1,dispatch_io,8,IO1,"['10', '18', '17', '5', '13']","['11', '15', '16', '2', '7', '14', '6', '4', '9']","['19', '20']","['12', '8']"
177,21 added to ready queue,enqueue,21,,"['10', '18', '17', '5', '13', '21']","['11', '15', '16', '2', '7', '14', '6', '4', '9']","['19', '20']","['12', '8']"
178,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['10', '18', '17', '5', '13', '21']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, '20']","['12', '8']"
178,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '18', '17', '5', '13', '21', '20']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, None]","['12', '8']"
178,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '17', '5', '13', '21', '20']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","['10', None]","['12', '8']"
178,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '5', '13', '21', '20']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","['10', '18']","['12', '8']"
179,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['17', '5', '13', '21', '20', '10']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, '18']","['12', '8']"
179,12 finished I/O → ready queue,io_to_ready,12,IO0,"['17', '5', '13', '21', '20', '10', '12']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, '18']","[None, '8']"
179,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '13', '21', '20', '10', '12']","['11', '15', '16', '2', '7', '14', '6', '4', '9', '19']","['17', '18']","[None, '8']"
179,11 dispatched to IO0,dispatch_io,11,IO0,"['5', '13', '21', '20', '10', '12']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['17', '18']","['11', '8']"
183,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '13', '21', '20', '10', '12', '18']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['17', None]","['11', '8']"
183,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '21', '20', '10', '12', '18']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['17', '5']","['11', '8']"
184,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '21', '20', '10', '12', '18', '17']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, '5']","['11', '8']"
184,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['13', '21', '20', '10', '12', '18', '17', '5']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","[None, None]","['11', '8']"
184,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '20', '10', '12', '18', '17', '5']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['13', None]","['11', '8']"
184,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '10', '12', '18', '17', '5']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['13', '21']","['11', '8']"
187,8 finished I/O → ready queue,io_to_ready,8,IO1,"['20', '10', '12', '18', '17', '5', '8']","['15', '16', '2', '7', '14', '6', '4', '9', '19']","['13', '21']","['11', None]"
187,15 dispatched to IO1,dispatch_io,15,IO1,"['20', '10', '12', '18', '17', '5', '8']","['16', '2', '7', '14', '6', '4', '9', '19']","['13', '21']","['11', '15']"
189,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '10', '12', '18', '17', '5', '8', '13']","['16', '2', '7', '14', '6', '4', '9', '19']","[None, '21']","['11', '15']"
189,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['20', '10', '12', '18', '17', '5', '8', '13', '21']","['16', '2', '7', '14', '6', '4', '9', '19']","[None, None]","['11', '15']"
189,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '12', '18', '17', '5', '8', '13', '21']","['16', '2', '7', '14', '6', '4', '9', '19']","['20', None]","['11', '15']"
189,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '18', '17', '5', '8', '13', '21']","['16', '2', '7', '14', '6', '4', '9', '19']","['20', '10']","['11', '15']"
191,22 added to ready queue,enqueue,22,,"['12', '18', '17', '5', '8', '13', '21', '22']","['16', '2', '7', '14', '6', '4', '9', '19']","['20', '10']","['11', '15']"
194,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['12', '18', '17', '5', '8', '13', '21', '22', '20']","['16', '2', '7', '14', '6', '4', '9', '19']","[None, '10']","['11', '15']"
194,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['12', '18', '17', '5', '8', '13', '21', '22', '20']","['16', '2', '7', '14', '6', '4', '9', '19', '10']","[None, None]","['11', '15']"
194,11 finished I/O → ready queue,io_to_ready,11,IO0,"['12', '18', '17', '5', '8', '13', '21', '22', '20', '11']","['16', '2', '7', '14', '6', '4', '9', '19', '10']","[None, None]","[None, '15']"
194,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '17', '5', '8', '13', '21', '22', '20', '11']","['16', '2', '7', '14', '6', '4', '9', '19', '10']","['12', None]","[None, '15']"
194,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '5', '8', '13', '21', '22', '20', '11']","['16', '2', '7', '14', '6', '4', '9', '19', '10']","['12', '18']","[None, '15']"
194,16 dispatched to IO0,dispatch_io,16,IO0,"['17', '5', '8', '13', '21', '22', '20', '11']","['2', '7', '14', '6', '4', '9', '19', '10']","['12', '18']","['16', '15']"
196,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['17', '5', '8', '13', '21', '22', '20', '11']","['2', '7', '14', '6', '4', '9', '19', '10', '18']","['12', None]","['16', '15']"
196,15 finished I/O → ready queue,io_to_ready,15,IO1,"['17', '5', '8', '13', '21', '22', '20', '11', '15']","['2', '7', '14', '6', '4', '9', '19', '10', '18']","['12', None]","['16', None]"
196,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['5', '8', '13', '21', '22', '20', '11', '15']","['2', '7', '14', '6', '4', '9', '19', '10', '18']","['12', '17']","['16', None]"
196,2 dispatched to IO1,dispatch_io,2,IO1,"['5', '8', '13', '21', '22', '20', '11', '15']","['7', '14', '6', '4', '9', '19', '10', '18']","['12', '17']","['16', '2']"
199,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['5', '8', '13', '21', '22', '20', '11', '15', '12']","['7', '14', '6', '4', '9', '19', '10', '18']","[None, '17']","['16', '2']"
199,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['5', '8', '13', '21', '22', '20', '11', '15', '12', '17']","['7', '14', '6', '4', '9', '19', '10', '18']","[None, None]","['16', '2']"
199,16 finished I/O → ready queue,io_to_ready,16,IO0,"['5', '8', '13', '21', '22', '20', '11', '15', '12', '17', '16']","['7', '14', '6', '4', '9', '19', '10', '18']","[None, None]","[None, '2']"
199,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '13', '21', '22', '20', '11', '15', '12', '17', '16']","['7', '14', '6', '4', '9', '19', '10', '18']","['5', None]","[None, '2']"
199,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '21', '22', '20', '11', '15', '12', '17', '16']","['7', '14', '6', '4', '9', '19', '10', '18']","['5', '8']","[None, '2']"
199,7 dispatched to IO0,dispatch_io,7,IO0,"['13', '21', '22', '20', '11', '15', '12', '17', '16']","['14', '6', '4', '9', '19', '10', '18']","['5', '8']","['7', '2']"
201,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['13', '21', '22', '20', '11', '15', '12', '17', '16']","['14', '6', '4', '9', '19', '10', '18', '8']","['5', None]","['7', '2']"
201,7 finished I/O → ready queue,io_to_ready,7,IO0,"['13', '21', '22', '20', '11', '15', '12', '17', '16', '7']","['14', '6', '4', '9', '19', '10', '18', '8']","['5', None]","[None, '2']"
201,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['21', '22', '20', '11', '15', '12', '17', '16', '7']","['14', '6', '4', '9', '19', '10', '18', '8']","['5', '13']","[None, '2']"
201,14 dispatched to IO0,dispatch_io,14,IO0,"['21', '22', '20', '11', '15', '12', '17', '16', '7']","['6', '4', '9', '19', '10', '18', '8']","['5', '13']","['14', '2']"
202,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['21', '22', '20', '11', '15', '12', '17', '16', '7']","['6', '4', '9', '19', '10', '18', '8', '5']","[None, '13']","['14', '2']"
202,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '20', '11', '15', '12', '17', '16', '7']","['6', '4', '9', '19', '10', '18', '8', '5']","['21', '13']","['14', '2']"
203,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['22', '20', '11', '15', '12', '17', '16', '7', '13']","['6', '4', '9', '19', '10', '18', '8', '5']","['21', None]","['14', '2']"
203,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '11', '15', '12', '17', '16', '7', '13']","['6', '4', '9', '19', '10', '18', '8', '5']","['21', '22']","['14', '2']"
206,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['20', '11', '15', '12', '17', '16', '7', '13', '21']","['6', '4', '9', '19', '10', '18', '8', '5']","[None, '22']","['14', '2']"
206,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['20', '11', '15', '12', '17', '16', '7', '13', '21']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","[None, None]","['14', '2']"
206,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '15', '12', '17', '16', '7', '13', '21']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","['20', None]","['14', '2']"
206,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '12', '17', '16', '7', '13', '21']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","['20', '11']","['14', '2']"
208,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['15', '12', '17', '16', '7', '13', '21', '20']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","[None, '11']","['14', '2']"
208,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '17', '16', '7', '13', '21', '20']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","['15', '11']","['14', '2']"
211,23 added to ready queue,enqueue,23,,"['12', '17', '16', '7', '13', '21', '20', '23']","['6', '4', '9', '19', '10', '18', '8', '5', '22']","['15', '11']","['14', '2']"
211,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['12', '17', '16', '7', '13', '21', '20', '23']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","[None, '11']","['14', '2']"
211,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '17', '16', '7', '13', '21', '20', '23', '11']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","[None, None]","['14', '2']"
211,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '16', '7', '13', '21', '20', '23', '11']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","['12', None]","['14', '2']"
211,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '7', '13', '21', '20', '23', '11']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","['12', '17']","['14', '2']"
213,14 finished I/O → ready queue,io_to_ready,14,IO0,"['16', '7', '13', '21', '20', '23', '11', '14']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","['12', '17']","[None, '2']"
213,2 finished I/O → ready queue,io_to_ready,2,IO1,"['16', '7', '13', '21', '20', '23', '11', '14', '2']","['6', '4', '9', '19', '10', '18', '8', '5', '22', '15']","['12', '17']","[None, None]"
213,6 dispatched to IO0,dispatch_io,6,IO0,"['16', '7', '13', '21', '20', '23', '11', '14', '2']","['4', '9', '19', '10', '18', '8', '5', '22', '15']","['12', '17']","['6', None]"
213,4 dispatched to IO1,dispatch_io,4,IO1,"['16', '7', '13', '21', '20', '23', '11', '14', '2']","['9', '19', '10', '18', '8', '5', '22', '15']","['12', '17']","['6', '4']"
216,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['16', '7', '13', '21', '20', '23', '11', '14', '2']","['9', '19', '10', '18', '8', '5', '22', '15', '12']","[None, '17']","['6', '4']"
216,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '7', '13', '21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12']","[None, None]","['6', '4']"
216,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['7', '13', '21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12']","['16', None]","['6', '4']"
216,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12']","['16', '7']","['6', '4']"
217,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['13', '21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16']","[None, '7']","['6', '4']"
217,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16']","['13', '7']","['6', '4']"
220,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['21', '20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7']","['13', None]","['6', '4']"
220,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '23', '11', '14', '2', '17']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7']","['13', '21']","['6', '4']"
222,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '23', '11', '14', '2', '17', '13']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7']","[None, '21']","['6', '4']"
222,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['23', '11', '14', '2', '17', '13']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7']","['20', '21']","['6', '4']"
223,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['23', '11', '14', '2', '17', '13']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21']","['20', None]","['6', '4']"
223,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '14', '2', '17', '13']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21']","['20', '23']","['6', '4']"
224,24 added to ready queue,enqueue,24,,"['11', '14', '2', '17', '13', '24']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21']","['20', '23']","['6', '4']"
227,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '14', '2', '17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21']","[None, '23']","['6', '4']"
227,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '2', '17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21']","['11', '23']","['6', '4']"
228,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['14', '2', '17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11']","[None, '23']","['6', '4']"
228,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['14', '2', '17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","[None, None]","['6', '4']"
228,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['14', None]","['6', '4']"
228,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '13', '24', '20']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['14', '2']","['6', '4']"
233,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['17', '13', '24', '20', '14']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","[None, '2']","['6', '4']"
233,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['17', '13', '24', '20', '14', '2']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","[None, None]","['6', '4']"
233,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '24', '20', '14', '2']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', None]","['6', '4']"
233,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '20', '14', '2']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', '13']","['6', '4']"
236,4 finished I/O → ready queue,io_to_ready,4,IO1,"['24', '20', '14', '2', '4']","['9', '19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', '13']","['6', None]"
236,9 dispatched to IO1,dispatch_io,9,IO1,"['24', '20', '14', '2', '4']","['19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', '13']","['6', '9']"
237,6 finished I/O → ready queue,io_to_ready,6,IO0,"['24', '20', '14', '2', '4', '6']","['19', '10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', '13']","[None, '9']"
237,19 dispatched to IO0,dispatch_io,19,IO0,"['24', '20', '14', '2', '4', '6']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23']","['17', '13']","['19', '9']"
238,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['24', '20', '14', '2', '4', '6']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","[None, '13']","['19', '9']"
238,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '20', '14', '2', '4', '6', '13']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","[None, None]","['19', '9']"
238,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '14', '2', '4', '6', '13']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","['24', None]","['19', '9']"
238,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['14', '2', '4', '6', '13']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","['24', '20']","['19', '9']"
239,25 added to ready queue,enqueue,25,,"['14', '2', '4', '6', '13', '25']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","['24', '20']","['19', '9']"
243,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['14', '2', '4', '6', '13', '25', '24']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17']","[None, '20']","['19', '9']"
243,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['14', '2', '4', '6', '13', '25', '24']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20']","[None, None]","['19', '9']"
243,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '4', '6', '13', '25', '24']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20']","['14', None]","['19', '9']"
243,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '6', '13', '25', '24']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20']","['14', '2']","['19', '9']"
244,19 finished I/O → ready queue,io_to_ready,19,IO0,"['4', '6', '13', '25', '24', '19']","['10', '18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20']","['14', '2']","[None, '9']"
244,10 dispatched to IO0,dispatch_io,10,IO0,"['4', '6', '13', '25', '24', '19']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20']","['14', '2']","['10', '9']"
246,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['4', '6', '13', '25', '24', '19']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['14', None]","['10', '9']"
246,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '13', '25', '24', '19']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['14', '4']","['10', '9']"
248,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '13', '25', '24', '19', '14']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","[None, '4']","['10', '9']"
248,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '25', '24', '19', '14']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['6', '4']","['10', '9']"
251,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['13', '25', '24', '19', '14', '4']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['6', None]","['10', '9']"
251,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['25', '24', '19', '14', '4']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['6', '13']","['10', '9']"
253,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '24', '19', '14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","[None, '13']","['10', '9']"
253,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '19', '14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2']","['25', '13']","['10', '9']"
255,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['24', '19', '14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25']","[None, '13']","['10', '9']"
255,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['24', '19', '14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","[None, None]","['10', '9']"
255,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', None]","['10', '9']"
255,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '4', '6']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', '19']","['10', '9']"
256,9 finished I/O → ready queue,io_to_ready,9,IO1,"['14', '4', '6', '9']","['18', '8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', '19']","['10', None]"
256,18 dispatched to IO1,dispatch_io,18,IO1,"['14', '4', '6', '9']","['8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', '19']","['10', '18']"
257,10 finished I/O → ready queue,io_to_ready,10,IO0,"['14', '4', '6', '9', '10']","['8', '5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', '19']","[None, '18']"
257,8 dispatched to IO0,dispatch_io,8,IO0,"['14', '4', '6', '9', '10']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13']","['24', '19']","['8', '18']"
258,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['14', '4', '6', '9', '10']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24']","[None, '19']","['8', '18']"
258,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '6', '9', '10']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24']","['14', '19']","['8', '18']"
260,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['4', '6', '9', '10', '19']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24']","['14', None]","['8', '18']"
260,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '9', '10', '19']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24']","['14', '4']","['8', '18']"
261,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['6', '9', '10', '19']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","[None, '4']","['8', '18']"
261,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '10', '19']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['6', '4']","['8', '18']"
264,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['9', '10', '19', '6']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","[None, '4']","['8', '18']"
264,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '19', '6']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['9', '4']","['8', '18']"
265,4 finished all bursts,finished,4,CPU1,"['10', '19', '6']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['9', None]","['8', '18']"
265,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '6']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['9', '10']","['8', '18']"
269,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['19', '6', '9']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","[None, '10']","['8', '18']"
269,8 finished I/O → ready queue,io_to_ready,8,IO0,"['19', '6', '9', '8']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","[None, '10']","[None, '18']"
269,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '9', '8']","['5', '22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['19', '10']","[None, '18']"
269,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '9', '8']","['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14']","['19', '10']","['5', '18']"
270,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['6', '9', '8']","['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10']","['19', None]","['5', '18']"
270,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8']","['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10']","['19', '6']","['5', '18']"
271,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['9', '8']","['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19']","[None, '6']","['5', '18']"
271,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['8'],"['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19']","['9', '6']","['5', '18']"
272,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['8'],"['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '6']","['5', '18']"
272,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['8', '6']","['5', '18']"
274,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['22', '15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['8', '6']","['5', None]"
274,22 dispatched to IO1,dispatch_io,22,IO1,['18'],"['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['8', '6']","['5', '22']"
275,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '6']","['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['8', None]","['5', '22']"
275,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['6'],"['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['8', '18']","['5', '22']"
277,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '8']","['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '18']","['5', '22']"
277,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['8'],"['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', '18']","['5', '22']"
279,22 finished I/O → ready queue,io_to_ready,22,IO1,"['8', '22']","['15', '12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', '18']","['5', None]"
279,15 dispatched to IO1,dispatch_io,15,IO1,"['8', '22']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', '18']","['5', '15']"
280,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '22', '18']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', None]","['5', '15']"
280,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['22', '18']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', '8']","['5', '15']"
281,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['22', '18', '6']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '8']","['5', '15']"
281,15 finished I/O → ready queue,io_to_ready,15,IO1,"['22', '18', '6', '15']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '8']","['5', None]"
281,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '6', '15']","['12', '16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', '8']","['5', None]"
281,12 dispatched to IO1,dispatch_io,12,IO1,"['18', '6', '15']","['16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', '8']","['5', '12']"
282,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['18', '6', '15', '8']","['16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', None]","['5', '12']"
282,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '15', '8']","['16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', '18']","['5', '12']"
283,5 finished I/O → ready queue,io_to_ready,5,IO0,"['6', '15', '8', '5']","['16', '7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', '18']","[None, '12']"
283,16 dispatched to IO0,dispatch_io,16,IO0,"['6', '15', '8', '5']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['22', '18']","['16', '12']"
284,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['6', '15', '8', '5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '18']","['16', '12']"
284,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['15', '8', '5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","['6', '18']","['16', '12']"
285,6 finished all bursts,finished,6,CPU0,"['15', '8', '5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9']","[None, '18']","['16', '12']"
285,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['15', '8', '5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18']","[None, None]","['16', '12']"
285,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18']","['15', None]","['16', '12']"
285,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18']","['15', '8']","['16', '12']"
287,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['5', '22']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15']","[None, '8']","['16', '12']"
287,16 finished I/O → ready queue,io_to_ready,16,IO0,"['5', '22', '16']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15']","[None, '8']","[None, '12']"
287,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['22', '16']","['7', '21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15']","['5', '8']","[None, '12']"
287,7 dispatched to IO0,dispatch_io,7,IO0,"['22', '16']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15']","['5', '8']","['7', '12']"
289,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['22', '16']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8']","['5', None]","['7', '12']"
289,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['16'],"['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8']","['5', '22']","['7', '12']"
292,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['16', '5']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8']","[None, '22']","['7', '12']"
292,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['16', '5']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","[None, None]","['7', '12']"
292,7 finished I/O → ready queue,io_to_ready,7,IO0,"['16', '5', '7']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","[None, None]","[None, '12']"
292,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '7']","['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', None]","[None, '12']"
292,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['7'],"['21', '11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '5']","[None, '12']"
292,21 dispatched to IO0,dispatch_io,21,IO0,['7'],"['11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '5']","['21', '12']"
294,12 finished I/O → ready queue,io_to_ready,12,IO1,"['7', '12']","['11', '23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '5']","['21', None]"
294,11 dispatched to IO1,dispatch_io,11,IO1,"['7', '12']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '5']","['21', '11']"
295,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['7', '12', '16']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","[None, '5']","['21', '11']"
295,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['7', '12', '16', '5']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","[None, None]","['21', '11']"
295,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '16', '5']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['7', None]","['21', '11']"
295,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '5']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['7', '12']","['21', '11']"
298,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['16', '5', '7']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","[None, '12']","['21', '11']"
298,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '7']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '12']","['21', '11']"
300,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '7', '12']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', None]","['21', '11']"
300,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '12']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22']","['16', '5']","['21', '11']"
302,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['7', '12']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16']","[None, '5']","['21', '11']"
302,21 finished I/O → ready queue,io_to_ready,21,IO0,"['7', '12', '21']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16']","[None, '5']","[None, '11']"
302,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['12', '21']","['23', '17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16']","['7', '5']","[None, '11']"
302,23 dispatched to IO0,dispatch_io,23,IO0,"['12', '21']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16']","['7', '5']","['23', '11']"
305,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['12', '21']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '5']","['23', '11']"
305,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['12', '21', '5']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, None]","['23', '11']"
305,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '5']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', None]","['23', '11']"
305,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['5'],"['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '21']","['23', '11']"
308,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['5', '12']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '21']","['23', '11']"
308,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['5', '12', '21']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, None]","['23', '11']"
308,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '21']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['5', None]","['23', '11']"
308,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['21'],"['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['5', '12']","['23', '11']"
310,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['21', '5']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '12']","['23', '11']"
310,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['5'],"['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '12']","['23', '11']"
313,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '12']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', None]","['23', '11']"
313,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['12'],"['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '5']","['23', '11']"
315,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '21']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '5']","['23', '11']"
315,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '21', '11']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '5']","['23', None]"
315,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '11']","['17', '20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '5']","['23', None]"
315,17 dispatched to IO1,dispatch_io,17,IO1,"['21', '11']","['20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '5']","['23', '17']"
317,23 finished I/O → ready queue,io_to_ready,23,IO0,"['21', '11', '23']","['20', '2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '5']","[None, '17']"
317,20 dispatched to IO0,dispatch_io,20,IO0,"['21', '11', '23']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '5']","['20', '17']"
318,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['21', '11', '23', '5']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', None]","['20', '17']"
318,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['11', '23', '5']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['12', '21']","['20', '17']"
319,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['11', '23', '5', '12']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '21']","['20', '17']"
319,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['11', '23', '5', '12', '21']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, None]","['20', '17']"
319,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '5', '12', '21']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['11', None]","['20', '17']"
319,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '12', '21']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['11', '23']","['20', '17']"
324,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '12', '21', '11']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '23']","['20', '17']"
324,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '12', '21', '11', '23']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, None]","['20', '17']"
324,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '21', '11', '23']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['5', None]","['20', '17']"
324,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '11', '23']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['5', '12']","['20', '17']"
326,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['21', '11', '23', '5']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '12']","['20', '17']"
326,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['11', '23', '5']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '12']","['20', '17']"
329,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '23', '5', '12']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', None]","['20', '17']"
329,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['23', '5', '12']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '11']","['20', '17']"
330,20 finished I/O → ready queue,io_to_ready,20,IO0,"['23', '5', '12', '20']","['2', '25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '11']","[None, '17']"
330,2 dispatched to IO0,dispatch_io,2,IO0,"['23', '5', '12', '20']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['21', '11']","['2', '17']"
331,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '5', '12', '20', '21']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '11']","['2', '17']"
331,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '12', '20', '21']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","['23', '11']","['2', '17']"
334,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['5', '12', '20', '21', '23']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7']","[None, '11']","['2', '17']"
334,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['5', '12', '20', '21', '23']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","[None, None]","['2', '17']"
334,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['12', '20', '21', '23']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['5', None]","['2', '17']"
334,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '21', '23']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['5', '12']","['2', '17']"
335,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['20', '21', '23', '12']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['5', None]","['2', '17']"
335,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '23', '12']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['5', '20']","['2', '17']"
337,5 finished all bursts,finished,5,CPU0,"['21', '23', '12']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","[None, '20']","['2', '17']"
337,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '12']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['21', '20']","['2', '17']"
338,17 finished I/O → ready queue,io_to_ready,17,IO1,"['23', '12', '17']","['25', '13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['21', '20']","['2', None]"
338,25 dispatched to IO1,dispatch_io,25,IO1,"['23', '12', '17']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['21', '20']","['2', '25']"
339,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['23', '12', '17', '21']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","[None, '20']","['2', '25']"
339,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '17', '21']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['23', '20']","['2', '25']"
340,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '17', '21', '20']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['23', None]","['2', '25']"
340,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '21', '20']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","['23', '12']","['2', '25']"
344,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '21', '20', '23']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11']","[None, '12']","['2', '25']"
344,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['17', '21', '20', '23']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12']","[None, None]","['2', '25']"
344,25 finished I/O → ready queue,io_to_ready,25,IO1,"['17', '21', '20', '23', '25']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12']","[None, None]","['2', None]"
344,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '20', '23', '25']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12']","['17', None]","['2', None]"
344,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '23', '25']","['13', '24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12']","['17', '21']","['2', None]"
344,13 dispatched to IO1,dispatch_io,13,IO1,"['20', '23', '25']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12']","['17', '21']","['2', '13']"
346,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['20', '23', '25']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['17', None]","['2', '13']"
346,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '25']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['17', '20']","['2', '13']"
349,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['23', '25', '17']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '20']","['2', '13']"
349,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['23', '25', '17', '20']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, None]","['2', '13']"
349,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['25', '17', '20']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', None]","['2', '13']"
349,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '20']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', '25']","['2', '13']"
351,2 finished I/O → ready queue,io_to_ready,2,IO0,"['17', '20', '2']","['24', '14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', '25']","[None, '13']"
351,24 dispatched to IO0,dispatch_io,24,IO0,"['17', '20', '2']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', '25']","['24', '13']"
354,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['17', '20', '2', '23']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '25']","['24', '13']"
354,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['17', '20', '2', '23', '25']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, None]","['24', '13']"
354,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '2', '23', '25']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['17', None]","['24', '13']"
354,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['2', '23', '25']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['17', '20']","['24', '13']"
357,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['2', '23', '25', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '20']","['24', '13']"
357,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '25', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['2', '20']","['24', '13']"
358,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['23', '25', '17', '2']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '20']","['24', '13']"
358,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['25', '17', '2']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', '20']","['24', '13']"
359,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '17', '2', '20']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', None]","['24', '13']"
359,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '2', '20']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['23', '25']","['24', '13']"
360,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['17', '2', '20', '23']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '25']","['24', '13']"
360,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '20', '23']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","['17', '25']","['24', '13']"
364,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['2', '20', '23', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21']","[None, '25']","['24', '13']"
364,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['2', '20', '23', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25']","[None, None]","['24', '13']"
364,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '23', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25']","['2', None]","['24', '13']"
364,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25']","['2', '20']","['24', '13']"
366,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['23', '17']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['2', None]","['24', '13']"
366,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['17'],"['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['2', '23']","['24', '13']"
369,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['17', '2']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","[None, '23']","['24', '13']"
369,13 finished I/O → ready queue,io_to_ready,13,IO1,"['17', '2', '13']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","[None, '23']","['24', None]"
369,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '13']","['14', '10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['17', '23']","['24', None]"
369,14 dispatched to IO1,dispatch_io,14,IO1,"['2', '13']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['17', '23']","['24', '14']"
371,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['2', '13', '23']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['17', None]","['24', '14']"
371,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '23']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['17', '2']","['24', '14']"
374,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '23', '17']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","[None, '2']","['24', '14']"
374,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['23', '17']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20']","['13', '2']","['24', '14']"
375,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['23', '17']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13']","[None, '2']","['24', '14']"
375,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['17'],"['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13']","['23', '2']","['24', '14']"
376,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['17', '2']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13']","['23', None]","['24', '14']"
376,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['2'],"['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13']","['23', '17']","['24', '14']"
377,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['2'],"['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17']","['23', None]","['24', '14']"
377,24 finished I/O → ready queue,io_to_ready,24,IO0,"['2', '24']","['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17']","['23', None]","[None, '14']"
377,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['24'],"['10', '19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17']","['23', '2']","[None, '14']"
377,10 dispatched to IO0,dispatch_io,10,IO0,['24'],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17']","['23', '2']","['10', '14']"
379,23 finished CPU → wait queue,cpu_to_io,23,CPU0,['24'],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23']","[None, '2']","['10', '14']"
379,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['24'],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['10', '14']"
379,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['10', '14']"
383,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","[None, None]","['10', '14']"
388,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","[None, None]","['10', None]"
388,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['19', '9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', None]","['10', None]"
388,19 dispatched to IO1,dispatch_io,19,IO1,[],"['9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', None]","['10', '19']"
392,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', None]","[None, '19']"
392,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['9', '18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', '10']","[None, '19']"
392,9 dispatched to IO0,dispatch_io,9,IO0,[],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', '10']","['9', '19']"
393,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","[None, '10']","['9', '19']"
393,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['14', '10']","['9', '19']"
394,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","[None, '10']","['9', '19']"
395,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","[None, '10']","['9', None]"
395,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['18', '15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","['19', '10']","['9', None]"
395,18 dispatched to IO1,dispatch_io,18,IO1,[],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","['19', '10']","['9', '18']"
396,19 finished all bursts,finished,19,CPU0,[],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","[None, '10']","['9', '18']"
397,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","[None, None]","['9', '18']"
397,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14']","['10', None]","['9', '18']"
399,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","[None, None]","['9', '18']"
417,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","[None, None]","[None, '18']"
417,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['15', '8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', None]","[None, '18']"
417,15 dispatched to IO0,dispatch_io,15,IO0,[],"['8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', None]","['15', '18']"
419,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', None]","['15', None]"
419,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['8', '22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', '18']","['15', None]"
419,8 dispatched to IO1,dispatch_io,8,IO1,[],"['22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', '18']","['15', '8']"
422,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","[None, '18']","['15', '8']"
422,15 finished I/O → ready queue,io_to_ready,15,IO0,"['9', '15']","['22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","[None, '18']","[None, '8']"
422,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['15'],"['22', '16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', '18']","[None, '8']"
422,22 dispatched to IO0,dispatch_io,22,IO0,['15'],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10']","['9', '18']","['22', '8']"
424,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['15'],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9']","[None, '18']","['22', '8']"
424,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '18']","['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9']","[None, None]","['22', '8']"
424,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['18'],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9']","['15', None]","['22', '8']"
424,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9']","['15', '18']","['22', '8']"
426,18 finished CPU → wait queue,cpu_to_io,18,CPU1,[],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18']","['15', None]","['22', '8']"
427,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","[None, None]","['22', '8']"
428,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","[None, None]","[None, '8']"
428,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","['22', None]","[None, '8']"
428,16 dispatched to IO0,dispatch_io,16,IO0,[],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","['22', None]","['16', '8']"
430,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","[None, None]","['16', '8']"
430,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15']","['22', None]","['16', '8']"
433,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","[None, None]","['16', '8']"
435,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","[None, None]","[None, '8']"
435,8 finished I/O → ready queue,io_to_ready,8,IO1,"['16', '8']","['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","[None, None]","[None, None]"
435,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['8'],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","['16', None]","[None, None]"
435,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['7', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","['16', '8']","[None, None]"
435,7 dispatched to IO0,dispatch_io,7,IO0,[],"['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","['16', '8']","['7', None]"
435,11 dispatched to IO1,dispatch_io,11,IO1,[],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22']","['16', '8']","['7', '11']"
438,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","[None, '8']","['7', '11']"
438,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","[None, '8']","[None, '11']"
438,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","['7', '8']","[None, '11']"
438,12 dispatched to IO0,dispatch_io,12,IO0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","['7', '8']","['12', '11']"
440,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","['7', None]","['12', '11']"
440,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16']","['7', '8']","['12', '11']"
441,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7']","[None, '8']","['12', '11']"
441,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,['8'],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7']","[None, None]","['12', '11']"
441,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7']","['8', None]","['12', '11']"
446,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7']","[None, None]","['12', '11']"
446,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7']","['8', None]","['12', '11']"
447,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","[None, None]","['12', '11']"
447,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","[None, None]","[None, '11']"
447,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', None]","[None, '11']"
447,21 dispatched to IO0,dispatch_io,21,IO0,[],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', None]","['21', '11']"
452,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","[None, None]","['21', '11']"
452,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', None]","['21', '11']"
457,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","[None, None]","['21', '11']"
457,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', None]","['21', '11']"
458,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', None]","['21', None]"
458,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['25', '20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', '11']","['21', None]"
458,25 dispatched to IO1,dispatch_io,25,IO1,[],"['20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8']","['12', '11']","['21', '25']"
459,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11']","['12', None]","['21', '25']"
461,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","[None, None]","['21', '25']"
461,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","[None, None]","[None, '25']"
461,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['20', '13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","['21', None]","[None, '25']"
461,20 dispatched to IO0,dispatch_io,20,IO0,[],"['13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","['21', None]","['20', '25']"
463,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","['21', None]","['20', None]"
463,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['13', '17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","['21', '25']","['20', None]"
463,13 dispatched to IO1,dispatch_io,13,IO1,[],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12']","['21', '25']","['20', '13']"
464,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21']","[None, '25']","['20', '13']"
466,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,['25'],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21']","[None, None]","['20', '13']"
466,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21']","['25', None]","['20', '13']"
469,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","[None, None]","['20', '13']"
481,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","[None, None]","[None, '13']"
481,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","['20', None]","[None, '13']"
481,17 dispatched to IO0,dispatch_io,17,IO0,[],"['23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","['20', None]","['17', '13']"
484,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","['20', None]","['17', None]"
484,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['23', '2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","['20', '13']","['17', None]"
484,23 dispatched to IO1,dispatch_io,23,IO1,[],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25']","['20', '13']","['17', '23']"
486,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20']","[None, '13']","['17', '23']"
489,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20']","[None, None]","['17', '23']"
489,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20']","['13', None]","['17', '23']"
492,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","[None, None]","['17', '23']"
504,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","[None, None]","['17', None]"
504,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['2', '24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', None]","['17', None]"
504,2 dispatched to IO1,dispatch_io,2,IO1,[],"['24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', None]","['17', '2']"
506,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', None]","[None, '2']"
506,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['24', '14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', '17']","[None, '2']"
506,24 dispatched to IO0,dispatch_io,24,IO0,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', '17']","['24', '2']"
508,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","[None, '17']","['24', '2']"
508,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', '17']","['24', '2']"
511,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', None]","['24', '2']"
511,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","['23', '17']","['24', '2']"
513,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13']","[None, '17']","['24', '2']"
513,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['23'],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17']","[None, None]","['24', '2']"
513,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17']","['23', None]","['24', '2']"
517,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","[None, None]","['24', '2']"
522,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","[None, None]","[None, '2']"
522,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', None]","[None, '2']"
522,14 dispatched to IO0,dispatch_io,14,IO0,[],"['10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', None]","['14', '2']"
525,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', None]","['14', None]"
525,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['10', '9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', '2']","['14', None]"
525,10 dispatched to IO1,dispatch_io,10,IO1,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', '2']","['14', '10']"
527,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","[None, '2']","['14', '10']"
527,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23']","['24', '2']","['14', '10']"
530,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['14', '10']"
531,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['14', '10']"
531,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['14', '10']"
536,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['14', '10']"
536,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['14', '10']"
539,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['14', '10']"
539,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['14', '10']"
542,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['14', None]"
542,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['9', '18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '10']","['14', None]"
542,9 dispatched to IO1,dispatch_io,9,IO1,[],"['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '10']","['14', '9']"
544,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, '10']","['14', '9']"
544,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['24', '10']","['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['14', '9']"
544,14 finished I/O → ready queue,io_to_ready,14,IO0,"['24', '10', '14']","['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","[None, '9']"
544,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '14']","['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","[None, '9']"
544,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['14'],"['18', '15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '10']","[None, '9']"
544,18 dispatched to IO0,dispatch_io,18,IO0,['14'],"['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '10']","['18', '9']"
549,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['14', '24']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, '10']","['18', '9']"
549,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '24', '10']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['18', '9']"
549,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '10']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['14', None]","['18', '9']"
549,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['10'],"['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['14', '24']","['18', '9']"
550,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['10', '24']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['14', None]","['18', '9']"
550,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['24'],"['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['14', '10']","['18', '9']"
554,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '14']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, '10']","['18', '9']"
554,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['14'],"['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '10']","['18', '9']"
555,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '10']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', None]","['18', '9']"
555,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['10'],"['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['24', '14']","['18', '9']"
559,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['10', '24']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, '14']","['18', '9']"
559,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['10', '24', '14']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['18', '9']"
559,9 finished I/O → ready queue,io_to_ready,9,IO1,"['10', '24', '14', '9']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","[None, None]","['18', None]"
559,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '14', '9']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['10', None]","['18', None]"
559,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '9']","['15', '22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['10', '24']","['18', None]"
559,15 dispatched to IO1,dispatch_io,15,IO1,"['14', '9']","['22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2']","['10', '24']","['18', '15']"
560,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['14', '9']","['22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['10', None]","['18', '15']"
560,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['9'],"['22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['10', '14']","['18', '15']"
562,15 finished I/O → ready queue,io_to_ready,15,IO1,"['9', '15']","['22', '16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['10', '14']","['18', None]"
562,22 dispatched to IO1,dispatch_io,22,IO1,"['9', '15']","['16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24']","['10', '14']","['18', '22']"
563,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['9', '15']","['16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","[None, '14']","['18', '22']"
563,22 finished I/O → ready queue,io_to_ready,22,IO1,"['9', '15', '22']","['16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","[None, '14']","['18', None]"
563,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '22']","['16', '7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', '14']","['18', None]"
563,16 dispatched to IO1,dispatch_io,16,IO1,"['15', '22']","['7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', '14']","['18', '16']"
565,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '22', '14']","['7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', None]","['18', '16']"
565,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '14']","['7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', '15']","['18', '16']"
567,16 finished I/O → ready queue,io_to_ready,16,IO1,"['22', '14', '16']","['7', '8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', '15']","['18', None]"
567,7 dispatched to IO1,dispatch_io,7,IO1,"['22', '14', '16']","['8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['9', '15']","['18', '7']"
568,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['22', '14', '16', '9']","['8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","[None, '15']","['18', '7']"
568,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['14', '16', '9']","['8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['22', '15']","['18', '7']"
569,18 finished I/O → ready queue,io_to_ready,18,IO0,"['14', '16', '9', '18']","['8', '11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['22', '15']","[None, '7']"
569,8 dispatched to IO0,dispatch_io,8,IO0,"['14', '16', '9', '18']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10']","['22', '15']","['8', '7']"
570,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['14', '16', '9', '18']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15']","['22', None]","['8', '7']"
570,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '9', '18']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15']","['22', '14']","['8', '7']"
572,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['16', '9', '18']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","[None, '14']","['8', '7']"
572,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['16', '9', '18', '14']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","[None, None]","['8', '7']"
572,7 finished I/O → ready queue,io_to_ready,7,IO1,"['16', '9', '18', '14', '7']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","[None, None]","['8', None]"
572,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '18', '14', '7']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","['16', None]","['8', None]"
572,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '14', '7']","['11', '12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","['16', '9']","['8', None]"
572,11 dispatched to IO1,dispatch_io,11,IO1,"['18', '14', '7']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22']","['16', '9']","['8', '11']"
574,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['18', '14', '7']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16']","[None, '9']","['8', '11']"
574,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['14', '7']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16']","['18', '9']","['8', '11']"
576,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['14', '7']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['18', None]","['8', '11']"
576,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['7'],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['18', '14']","['8', '11']"
579,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '18']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","[None, '14']","['8', '11']"
579,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['18'],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', '14']","['8', '11']"
581,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['18', '14']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', None]","['8', '11']"
581,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['14'],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', '18']","['8', '11']"
582,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['14', '7']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","[None, '18']","['8', '11']"
582,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['7'],"['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', '18']","['8', '11']"
583,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '8']","['12', '21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', '18']","[None, '11']"
583,12 dispatched to IO0,dispatch_io,12,IO0,"['7', '8']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', '18']","['12', '11']"
585,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['7', '8', '14']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","[None, '18']","['12', '11']"
585,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '14']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', '18']","['12', '11']"
586,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '14', '18']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', None]","['12', '11']"
586,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '18']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['7', '8']","['12', '11']"
587,7 finished all bursts,finished,7,CPU0,"['14', '18']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","[None, '8']","['12', '11']"
587,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['18'],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', '8']","['12', '11']"
589,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['18', '8']","['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', None]","['12', '11']"
589,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['8'],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9']","['14', '18']","['12', '11']"
590,18 finished CPU → wait queue,cpu_to_io,18,CPU1,['8'],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', None]","['12', '11']"
590,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', '8']","['12', '11']"
592,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","[None, '8']","['12', '11']"
592,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', '8']","['12', '11']"
594,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],"['21', '25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', '8']","['12', None]"
594,21 dispatched to IO1,dispatch_io,21,IO1,['11'],"['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', '8']","['12', '21']"
595,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['11', '8']","['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', None]","['12', '21']"
595,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['8'],"['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['14', '11']","['12', '21']"
596,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['8', '14']","['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","[None, '11']","['12', '21']"
596,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['14'],"['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18']","['8', '11']","['12', '21']"
599,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['14'],"['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","[None, '11']","['12', '21']"
599,12 finished I/O → ready queue,io_to_ready,12,IO0,"['14', '12']","['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","[None, '11']","[None, '21']"
599,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['12'],"['25', '20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '11']","[None, '21']"
599,25 dispatched to IO0,dispatch_io,25,IO0,['12'],"['20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '11']","['25', '21']"
600,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '11']","['20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', None]","['25', '21']"
600,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['11'],"['20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '12']","['25', '21']"
602,25 finished I/O → ready queue,io_to_ready,25,IO0,"['11', '25']","['20', '13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '12']","[None, '21']"
602,20 dispatched to IO0,dispatch_io,20,IO0,"['11', '25']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '12']","['20', '21']"
604,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['11', '25', '14']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","[None, '12']","['20', '21']"
604,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '14']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['11', '12']","['20', '21']"
605,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '14', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['11', None]","['20', '21']"
605,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['14', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['11', '25']","['20', '21']"
609,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['14', '12', '11']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","[None, '25']","['20', '21']"
609,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['14', '12', '11', '25']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","[None, None]","['20', '21']"
609,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '11', '25']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', None]","['20', '21']"
609,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '25']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '12']","['20', '21']"
611,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['11', '25', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', None]","['20', '21']"
611,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['25', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8']","['14', '11']","['20', '21']"
613,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['25', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14']","[None, '11']","['20', '21']"
613,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['25', '12']","['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11']","[None, None]","['20', '21']"
613,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['12'],"['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11']","['25', None]","['20', '21']"
613,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11']","['25', '12']","['20', '21']"
614,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['13', '17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11']","['25', '12']","['20', None]"
614,13 dispatched to IO1,dispatch_io,13,IO1,['21'],"['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11']","['25', '12']","['20', '13']"
617,25 finished CPU → wait queue,cpu_to_io,25,CPU0,['21'],"['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","[None, '12']","['20', '13']"
617,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '12']","['20', '13']"
618,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","['20', '13']"
618,20 finished I/O → ready queue,io_to_ready,20,IO0,"['12', '20']","['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","[None, '13']"
618,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['20'],"['17', '23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '12']","[None, '13']"
618,17 dispatched to IO0,dispatch_io,17,IO0,['20'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '12']","['17', '13']"
619,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['20', '12']","['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","['17', '13']"
619,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['12'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '20']","['17', '13']"
621,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['12', '21']","['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","[None, '20']","['17', '13']"
621,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['21'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['12', '20']","['17', '13']"
623,12 finished all bursts,finished,12,CPU0,['21'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","[None, '20']","['17', '13']"
623,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '20']","['17', '13']"
624,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","['17', '13']"
624,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', '20']","['17', '13']"
625,20 finished all bursts,finished,20,CPU1,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","['17', '13']"
628,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","[None, None]","['17', '13']"
628,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25']","['21', None]","['17', '13']"
629,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","[None, None]","['17', '13']"
629,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","[None, None]","[None, '13']"
629,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['23', '2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', None]","[None, '13']"
629,23 dispatched to IO0,dispatch_io,23,IO0,[],"['2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', None]","['23', '13']"
634,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","[None, None]","['23', '13']"
634,13 finished I/O → ready queue,io_to_ready,13,IO1,"['17', '13']","['2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","[None, None]","['23', None]"
634,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['13'],"['2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', None]","['23', None]"
634,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['2', '24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', '13']","['23', None]"
634,2 dispatched to IO1,dispatch_io,2,IO1,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', '13']","['23', '2']"
636,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","[None, '13']","['23', '2']"
636,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', '13']","['23', '2']"
639,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', None]","['23', '2']"
639,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21']","['17', '13']","['23', '2']"
640,13 finished CPU → wait queue,cpu_to_io,13,CPU1,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13']","['17', None]","['23', '2']"
641,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13']","[None, None]","['23', '2']"
641,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13']","['17', None]","['23', '2']"
643,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","[None, None]","['23', '2']"
647,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","[None, None]","[None, '2']"
647,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', None]","[None, '2']"
647,24 dispatched to IO0,dispatch_io,24,IO0,[],"['10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', None]","['24', '2']"
652,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","[None, None]","['24', '2']"
652,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', None]","['24', '2']"
653,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', None]","['24', None]"
653,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['10', '15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', '2']","['24', None]"
653,10 dispatched to IO1,dispatch_io,10,IO1,[],"['15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17']","['23', '2']","['24', '10']"
656,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","[None, '2']","['24', '10']"
656,2 finished all bursts,finished,2,CPU1,[],"['15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","[None, None]","['24', '10']"
656,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","[None, None]","[None, '10']"
656,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', None]","[None, '10']"
656,15 dispatched to IO0,dispatch_io,15,IO0,[],"['22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', None]","['15', '10']"
661,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","[None, None]","['15', '10']"
661,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', None]","['15', '10']"
662,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', None]","[None, '10']"
662,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['22', '16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', '15']","[None, '10']"
662,22 dispatched to IO0,dispatch_io,22,IO0,[],"['16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","['24', '15']","['22', '10']"
665,24 finished all bursts,finished,24,CPU0,[],"['16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23']","[None, '15']","['22', '10']"
666,15 finished CPU → wait queue,cpu_to_io,15,CPU1,[],"['16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","[None, None]","['22', '10']"
667,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","[None, None]","[None, '10']"
667,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['22', None]","[None, '10']"
667,16 dispatched to IO0,dispatch_io,16,IO0,[],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['22', None]","['16', '10']"
671,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","[None, None]","['16', '10']"
671,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['22', None]","['16', '10']"
672,22 finished all bursts,finished,22,CPU0,[],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","[None, None]","['16', '10']"
673,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","[None, None]","['16', None]"
673,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['9', '18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['10', None]","['16', None]"
673,9 dispatched to IO1,dispatch_io,9,IO1,[],"['18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['10', None]","['16', '9']"
674,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['10', None]","[None, '9']"
674,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['18', '8', '14', '11', '25', '21', '13', '17', '23', '15']","['10', '16']","[None, '9']"
674,18 dispatched to IO0,dispatch_io,18,IO0,[],"['8', '14', '11', '25', '21', '13', '17', '23', '15']","['10', '16']","['18', '9']"
676,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16']","['10', None]","['18', '9']"
678,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16']","[None, None]","['18', '9']"
678,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16']","['10', None]","['18', '9']"
680,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","[None, None]","['18', '9']"
693,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","[None, None]","[None, '9']"
693,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['8', '14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', None]","[None, '9']"
693,8 dispatched to IO0,dispatch_io,8,IO0,[],"['14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', None]","['8', '9']"
698,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","[None, None]","['8', '9']"
698,9 finished I/O → ready queue,io_to_ready,9,IO1,"['18', '9']","['14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","[None, None]","['8', None]"
698,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['9'],"['14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', None]","['8', None]"
698,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['14', '11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', '9']","['8', None]"
698,14 dispatched to IO1,dispatch_io,14,IO1,[],"['11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', '9']","['8', '14']"
699,9 finished all bursts,finished,9,CPU1,[],"['11', '25', '21', '13', '17', '23', '15', '16', '10']","['18', None]","['8', '14']"
701,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['11', '25', '21', '13', '17', '23', '15', '16', '10', '18']","[None, None]","['8', '14']"
711,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['11', '25', '21', '13', '17', '23', '15', '16', '10', '18']","[None, None]","[None, '14']"
711,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['11', '25', '21', '13', '17', '23', '15', '16', '10', '18']","['8', None]","[None, '14']"
711,11 dispatched to IO0,dispatch_io,11,IO0,[],"['25', '21', '13', '17', '23', '15', '16', '10', '18']","['8', None]","['11', '14']"
714,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['25', '21', '13', '17', '23', '15', '16', '10', '18']","['8', None]","['11', None]"
714,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['25', '21', '13', '17', '23', '15', '16', '10', '18']","['8', '14']","['11', None]"
714,25 dispatched to IO1,dispatch_io,25,IO1,[],"['21', '13', '17', '23', '15', '16', '10', '18']","['8', '14']","['11', '25']"
715,14 finished all bursts,finished,14,CPU1,[],"['21', '13', '17', '23', '15', '16', '10', '18']","['8', None]","['11', '25']"
716,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['21', '13', '17', '23', '15', '16', '10', '18']","[None, None]","['11', '25']"
716,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['21', '13', '17', '23', '15', '16', '10', '18']","['8', None]","['11', '25']"
717,8 finished all bursts,finished,8,CPU0,[],"['21', '13', '17', '23', '15', '16', '10', '18']","[None, None]","['11', '25']"
721,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['21', '13', '17', '23', '15', '16', '10', '18']","[None, None]","['11', None]"
721,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['21', '13', '17', '23', '15', '16', '10', '18']","['25', None]","['11', None]"
721,21 dispatched to IO1,dispatch_io,21,IO1,[],"['13', '17', '23', '15', '16', '10', '18']","['25', None]","['11', '21']"
725,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['13', '17', '23', '15', '16', '10', '18', '25']","[None, None]","['11', '21']"
730,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['13', '17', '23', '15', '16', '10', '18', '25']","[None, None]","[None, '21']"
730,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['13', '17', '23', '15', '16', '10', '18', '25']","['11', None]","[None, '21']"
730,13 dispatched to IO0,dispatch_io,13,IO0,[],"['17', '23', '15', '16', '10', '18', '25']","['11', None]","['13', '21']"
735,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['17', '23', '15', '16', '10', '18', '25']","[None, None]","['13', '21']"
735,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '23', '15', '16', '10', '18', '25']","['11', None]","['13', '21']"
737,21 finished all bursts,finished,21,IO1,[],"['17', '23', '15', '16', '10', '18', '25']","['11', None]","['13', None]"
737,17 dispatched to IO1,dispatch_io,17,IO1,[],"['23', '15', '16', '10', '18', '25']","['11', None]","['13', '17']"
739,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['23', '15', '16', '10', '18', '25']","[None, None]","['13', '17']"
739,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '15', '16', '10', '18', '25']","['11', None]","['13', '17']"
744,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['23', '15', '16', '10', '18', '25']","[None, None]","['13', '17']"
744,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '15', '16', '10', '18', '25']","['11', None]","['13', '17']"
746,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['23', '15', '16', '10', '18', '25', '11']","[None, None]","['13', '17']"
752,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['23', '15', '16', '10', '18', '25', '11']","[None, None]","[None, '17']"
752,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '15', '16', '10', '18', '25', '11']","['13', None]","[None, '17']"
752,23 dispatched to IO0,dispatch_io,23,IO0,[],"['15', '16', '10', '18', '25', '11']","['13', None]","['23', '17']"
755,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['15', '16', '10', '18', '25', '11']","['13', None]","['23', None]"
755,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '16', '10', '18', '25', '11']","['13', '17']","['23', None]"
755,15 dispatched to IO1,dispatch_io,15,IO1,[],"['16', '10', '18', '25', '11']","['13', '17']","['23', '15']"
757,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['16', '10', '18', '25', '11']","[None, '17']","['23', '15']"
757,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['16', '10', '18', '25', '11']","['13', '17']","['23', '15']"
759,17 finished all bursts,finished,17,CPU1,[],"['16', '10', '18', '25', '11']","['13', None]","['23', '15']"
759,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['16', '10', '18', '25', '11']","['13', None]","['23', None]"
759,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['16', '10', '18', '25', '11']","['13', '15']","['23', None]"
759,16 dispatched to IO1,dispatch_io,16,IO1,[],"['10', '18', '25', '11']","['13', '15']","['23', '16']"
762,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['10', '18', '25', '11', '13']","[None, '15']","['23', '16']"
763,15 finished all bursts,finished,15,CPU1,[],"['10', '18', '25', '11', '13']","[None, None]","['23', '16']"
764,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['10', '18', '25', '11', '13']","[None, None]","['23', None]"
764,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['10', '18', '25', '11', '13']","['16', None]","['23', None]"
764,10 dispatched to IO1,dispatch_io,10,IO1,[],"['18', '25', '11', '13']","['16', None]","['23', '10']"
765,16 finished all bursts,finished,16,CPU0,[],"['18', '25', '11', '13']","[None, None]","['23', '10']"
776,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['18', '25', '11', '13']","[None, None]","[None, '10']"
776,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['18', '25', '11', '13']","['23', None]","[None, '10']"
776,18 dispatched to IO0,dispatch_io,18,IO0,[],"['25', '11', '13']","['23', None]","['18', '10']"
781,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['25', '11', '13']","[None, None]","['18', '10']"
781,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['25', '11', '13']","['23', None]","['18', '10']"
784,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['25', '11', '13']","['23', None]","['18', None]"
784,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['25', '11', '13']","['23', '10']","['18', None]"
784,25 dispatched to IO1,dispatch_io,25,IO1,[],"['11', '13']","['23', '10']","['18', '25']"
786,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['11', '13']","[None, '10']","['18', '25']"
786,25 finished I/O → ready queue,io_to_ready,25,IO1,"['23', '25']","['11', '13']","[None, '10']","['18', None]"
786,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['25'],"['11', '13']","['23', '10']","['18', None]"
786,11 dispatched to IO1,dispatch_io,11,IO1,['25'],['13'],"['23', '10']","['18', '11']"
789,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '10']",['13'],"['23', None]","['18', '11']"
789,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['10'],['13'],"['23', '25']","['18', '11']"
791,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['10', '23']",['13'],"[None, '25']","['18', '11']"
791,25 finished all bursts,finished,25,CPU1,"['10', '23']",['13'],"[None, None]","['18', '11']"
791,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['23'],['13'],"['10', None]","['18', '11']"
791,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],['13'],"['10', '23']","['18', '11']"
792,10 finished all bursts,finished,10,CPU0,[],['13'],"[None, '23']","['18', '11']"
792,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['13', '23']","[None, None]","['18', '11']"
798,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['13', '23']","[None, None]","[None, '11']"
798,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['13', '23']","['18', None]","[None, '11']"
798,13 dispatched to IO0,dispatch_io,13,IO0,[],['23'],"['18', None]","['13', '11']"
803,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['23'],"[None, None]","['13', '11']"
803,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['23'],"['18', None]","['13', '11']"
804,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],['23'],"[None, None]","['13', '11']"
804,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['23'],"['18', None]","['13', '11']"
809,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['23'],"[None, None]","['13', '11']"
809,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['23'],"['18', None]","['13', '11']"
810,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],['23'],"['18', None]","['13', None]"
810,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],['23'],"['18', '11']","['13', None]"
810,23 dispatched to IO1,dispatch_io,23,IO1,[],[],"['18', '11']","['13', '23']"
811,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],['18'],"[None, '11']","['13', '23']"
815,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],['18'],"[None, None]","['13', '23']"
815,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],['18'],"['11', None]","['13', '23']"
817,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['18', '11']","[None, None]","['13', '23']"
820,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['18', '11']","[None, None]","[None, '23']"
820,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['18', '11']","['13', None]","[None, '23']"
820,18 dispatched to IO0,dispatch_io,18,IO0,[],['11'],"['13', None]","['18', '23']"
821,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],['11'],"[None, None]","['18', '23']"
821,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],['11'],"['13', None]","['18', '23']"
826,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],['11'],"[None, None]","['18', '23']"
826,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],['11'],"['13', None]","['18', '23']"
829,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],['11'],"[None, None]","['18', '23']"
829,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],['11'],"['13', None]","['18', '23']"
830,13 finished all bursts,finished,13,CPU0,[],['11'],"[None, None]","['18', '23']"
833,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],['11'],"[None, None]","['18', None]"
833,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],['11'],"['23', None]","['18', None]"
833,11 dispatched to IO1,dispatch_io,11,IO1,[],[],"['23', None]","['18', '11']"
838,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],[],"[None, None]","['18', '11']"
838,18 finished I/O → ready queue,io_to_ready,18,IO0,"['23', '18']",[],"[None, None]","[None, '11']"
838,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['18'],[],"['23', None]","[None, '11']"
838,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],[],"['23', '18']","[None, '11']"
839,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],[],"[None, '18']","[None, '11']"
839,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],[],"['23', '18']","[None, '11']"
842,23 finished all bursts,finished,23,CPU0,[],[],"[None, '18']","[None, '11']"
843,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],[],"[None, None]","[None, '11']"
843,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","[None, '11']"
848,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],['18'],"[None, None]","[None, '11']"
848,18 dispatched to IO0,dispatch_io,18,IO0,[],[],"[None, None]","['18', '11']"
858,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],[],"[None, None]","['18', None]"
858,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['18', None]"
863,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],[],"[None, None]","['18', None]"
863,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],[],"['11', None]","['18', None]"
865,11 finished all bursts,finished,11,CPU0,[],[],"[None, None]","['18', None]"
868,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],[],"[None, None]","[None, None]"
868,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]","[None, None]"
870,18 finished all bursts,finished,18,CPU0,[],[],"[None, None]","[None, None]"
