// Seed: 1914504106
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    input  tri0  id_2,
    output wor   id_3
);
  assign id_3 = (1'b0);
  assign id_3 = !id_0;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1
    , id_10,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    logic id_11
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
