Fitter report for readout_card
Fri Apr 25 18:17:30 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. PLL Summary
 13. PLL Usage
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Advanced Data - General
 32. Advanced Data - Placement Preparation
 33. Advanced Data - Placement
 34. Advanced Data - Routing
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------+
; Fitter Summary                                                      ;
+--------------------------+------------------------------------------+
; Fitter Status            ; Successful - Fri Apr 25 18:17:30 2008    ;
; Quartus II Version       ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name            ; readout_card                             ;
; Top-level Entity Name    ; readout_card                             ;
; Family                   ; Stratix                                  ;
; Device                   ; EP1S40F780C6                             ;
; Timing Models            ; Final                                    ;
; Total logic elements     ; 21,205 / 41,250 ( 51 % )                 ;
; Total pins               ; 358 / 616 ( 58 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 848,896 / 3,423,744 ( 25 % )             ;
; DSP block 9-bit elements ; 76 / 112 ( 68 % )                        ;
; Total PLLs               ; 1 / 6 ( 17 % )                           ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
+--------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1S40F780C6                   ;                                ;
; Maximum processors allowed for parallel compilation                ; 2                              ; 1                              ;
; Router Timing Optimization Level                                   ; MAXIMUM                        ; Normal                         ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; LVTTL                          ;                                ;
; Final Placement Optimizations                                      ; Always                         ; Automatically                  ;
; Auto Global Memory Control Signals                                 ; On                             ; Off                            ;
; Auto Packed Registers -- Stratix/Stratix GX                        ; Minimize Area                  ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                             ; Off                            ;
; Perform Register Duplication for Performance                       ; On                             ; Off                            ;
; Perform Register Retiming for Performance                          ; On                             ; Off                            ;
; Fitter Effort                                                      ; Standard Fit                   ; Auto Fit                       ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                           ; Care                           ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                       ; Action     ; Operation          ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                           ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Mux11~1536                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux11~1537                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux11~1538                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux11~1538_RESYN248_BDD249                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux11~1538_RESYN250_BDD251                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux11~1538_RESYN252_BDD253                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1536                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1537                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1538                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1538_RESYN288_BDD289                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1538_RESYN290_BDD291                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux13~1538_RESYN292_BDD293                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1710                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1711                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1712                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1712_RESYN20_BDD21                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1712_RESYN22_BDD23                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux19~1712_RESYN24_BDD25                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1710                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1711                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1712                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1712_RESYN26_BDD27                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1712_RESYN28_BDD29                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux20~1712_RESYN30_BDD31                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1710                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1711                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1712                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1712_RESYN32_BDD33                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1712_RESYN34_BDD35                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux21~1712_RESYN36_BDD37                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1710                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1711                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1712                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1712_RESYN38_BDD39                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1712_RESYN40_BDD41                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux22~1712_RESYN42_BDD43                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1710                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1711                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1712                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1712_RESYN44_BDD45                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1712_RESYN46_BDD47                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux23~1712_RESYN48_BDD49                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1749                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1751                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1752                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1753                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1754                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN50_BDD51                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN52_BDD53                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN54_BDD55                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN56_BDD57                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN58_BDD59                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN60_BDD61                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux24~1755_RESYN62_BDD63                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1750                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1751                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1752                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1752_RESYN740_BDD741                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1752_RESYN742_BDD743                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1752_RESYN744_BDD745                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux25~1752_RESYN746_BDD747                                                                                                                                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1531                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1532                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1533                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1533_RESYN64_BDD65                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1533_RESYN66_BDD67                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux26~1533_RESYN68_BDD69                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1531                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1532                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1533                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1533_RESYN70_BDD71                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1533_RESYN72_BDD73                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux27~1533_RESYN74_BDD75                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1775                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1776                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1777                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1777_RESYN76_BDD77                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1777_RESYN78_BDD79                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux28~1777_RESYN80_BDD81                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2172                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2173                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2174                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2174_RESYN12_BDD13                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2174_RESYN14_BDD15                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux29~2174_RESYN16_BDD17                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2142                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2143                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2144                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2144_RESYN6_BDD7                                                                                                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2144_RESYN8_BDD9                                                                                                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux30~2144_RESYN10_BDD11                                                                                                                                                                                                                                   ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2288                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2289                                                                                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2290                                                                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2290_RESYN0_BDD1                                                                                                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2290_RESYN2_BDD3                                                                                                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; Mux31~2290_RESYN4_BDD5                                                                                                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[0]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[0]_RESYN84_BDD85                                                                                                                                                                         ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]_RESYN338_BDD339                                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|Add0~177                                                                                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|Equal2~123                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add2~99                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~456                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add0~411                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2251                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[0]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[13] ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat[13]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~70_RESYN716_BDD717                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~70_RESYN718_BDD719                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~72_RESYN720_BDD721                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux14~72_RESYN722_BDD723                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~70_RESYN708_BDD709                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~70_RESYN710_BDD711                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~72_RESYN712_BDD713                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux15~72_RESYN714_BDD715                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~70_RESYN700_BDD701                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~70_RESYN702_BDD703                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~72_RESYN704_BDD705                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux16~72_RESYN706_BDD707                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~70_RESYN692_BDD693                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~70_RESYN694_BDD695                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~72_RESYN696_BDD697                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux17~72_RESYN698_BDD699                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~70_RESYN684_BDD685                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~70_RESYN686_BDD687                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~72_RESYN688_BDD689                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux18~72_RESYN690_BDD691                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~70_RESYN676_BDD677                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~70_RESYN678_BDD679                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~72_RESYN680_BDD681                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux19~72_RESYN682_BDD683                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~70_RESYN668_BDD669                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~70_RESYN670_BDD671                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~72_RESYN672_BDD673                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux20~72_RESYN674_BDD675                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~70_RESYN660_BDD661                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~70_RESYN662_BDD663                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~72_RESYN664_BDD665                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux21~72_RESYN666_BDD667                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux22~69                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~70_RESYN542_BDD543                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~70_RESYN544_BDD545                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~72_RESYN546_BDD547                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux63~72_RESYN548_BDD549                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~70_RESYN534_BDD535                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~70_RESYN536_BDD537                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~72_RESYN538_BDD539                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux64~72_RESYN540_BDD541                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~70_RESYN526_BDD527                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~70_RESYN528_BDD529                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~72_RESYN530_BDD531                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux65~72_RESYN532_BDD533                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux66~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux66~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux66~72_RESYN522_BDD523                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux66~72_RESYN524_BDD525                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~70_RESYN514_BDD515                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~70_RESYN516_BDD517                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~72_RESYN518_BDD519                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~72_RESYN520_BDD521                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~70_RESYN506_BDD507                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~70_RESYN508_BDD509                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~72_RESYN510_BDD511                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~72_RESYN512_BDD513                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~70_RESYN498_BDD499                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~70_RESYN500_BDD501                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~72_RESYN502_BDD503                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux69~72_RESYN504_BDD505                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~70_RESYN490_BDD491                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~70_RESYN492_BDD493                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~72                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~72_RESYN494_BDD495                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux70~72_RESYN496_BDD497                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux73~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux73~70                                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux73~70_RESYN748_BDD749                                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux97~69                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux97~70                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux97~71                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux97~72                                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[0]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[0]_RESYN378_BDD379                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[0]_RESYN380_BDD381                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[1]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[1]_RESYN386_BDD387                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[1]_RESYN388_BDD389                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[2]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[2]_RESYN394_BDD395                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[2]_RESYN396_BDD397                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[3]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[3]_RESYN402_BDD403                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[3]_RESYN404_BDD405                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[4]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[4]_RESYN410_BDD411                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[4]_RESYN412_BDD413                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[5]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[5]_RESYN418_BDD419                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[5]_RESYN420_BDD421                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[6]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[6]_RESYN426_BDD427                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[6]_RESYN428_BDD429                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[7]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[7]_RESYN434_BDD435                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[7]_RESYN436_BDD437                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[8]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[8]_RESYN442_BDD443                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[8]_RESYN444_BDD445                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[9]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[9]_RESYN450_BDD451                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[9]_RESYN452_BDD453                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[10]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[10]_RESYN458_BDD459                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[10]_RESYN460_BDD461                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[11]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[11]_RESYN466_BDD467                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[11]_RESYN468_BDD469                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[12]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[12]_RESYN474_BDD475                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[12]_RESYN476_BDD477                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[13]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[13]_RESYN482_BDD483                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg0[13]_RESYN484_BDD485                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[0]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[0]_RESYN552_BDD553                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[0]_RESYN554_BDD555                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[1]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[1]_RESYN560_BDD561                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[1]_RESYN562_BDD563                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[2]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[2]_RESYN568_BDD569                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[2]_RESYN570_BDD571                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[3]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[3]_RESYN576_BDD577                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[3]_RESYN578_BDD579                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[4]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[4]_RESYN584_BDD585                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[4]_RESYN586_BDD587                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[5]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[5]_RESYN592_BDD593                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[5]_RESYN594_BDD595                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[7]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[7]_RESYN604_BDD605                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[7]_RESYN606_BDD607                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[8]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[8]_RESYN612_BDD613                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[8]_RESYN614_BDD615                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[9]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[9]_RESYN620_BDD621                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[9]_RESYN622_BDD623                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[10]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[10]_RESYN628_BDD629                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[10]_RESYN630_BDD631                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[11]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[11]_RESYN636_BDD637                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[11]_RESYN638_BDD639                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[12]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[12]_RESYN644_BDD645                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[12]_RESYN646_BDD647                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[13]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[13]_RESYN652_BDD653                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg2[13]_RESYN654_BDD655                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[0]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[0]_RESYN382_BDD383                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[0]_RESYN384_BDD385                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[1]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[1]_RESYN390_BDD391                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[1]_RESYN392_BDD393                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[2]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[2]_RESYN398_BDD399                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[2]_RESYN400_BDD401                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[3]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[3]_RESYN406_BDD407                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[3]_RESYN408_BDD409                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[4]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[4]_RESYN414_BDD415                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[4]_RESYN416_BDD417                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[5]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[5]_RESYN422_BDD423                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[5]_RESYN424_BDD425                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[6]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[6]_RESYN430_BDD431                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[6]_RESYN432_BDD433                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[7]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[7]_RESYN438_BDD439                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[7]_RESYN440_BDD441                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[8]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[8]_RESYN446_BDD447                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[8]_RESYN448_BDD449                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[9]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[9]_RESYN454_BDD455                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[9]_RESYN456_BDD457                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[10]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[10]_RESYN462_BDD463                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[10]_RESYN464_BDD465                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[11]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[11]_RESYN470_BDD471                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[11]_RESYN472_BDD473                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[12]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[12]_RESYN478_BDD479                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[12]_RESYN480_BDD481                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[13]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[13]_RESYN486_BDD487                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg4[13]_RESYN488_BDD489                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[0]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[0]_RESYN556_BDD557                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[0]_RESYN558_BDD559                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[1]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[1]_RESYN564_BDD565                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[1]_RESYN566_BDD567                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[2]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[2]_RESYN572_BDD573                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[2]_RESYN574_BDD575                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[3]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[3]_RESYN580_BDD581                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[3]_RESYN582_BDD583                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[4]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[4]_RESYN588_BDD589                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[4]_RESYN590_BDD591                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[5]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[5]_RESYN596_BDD597                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[5]_RESYN598_BDD599                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[6]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[6]_RESYN600_BDD601                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[6]_RESYN602_BDD603                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[7]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[7]_RESYN608_BDD609                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[7]_RESYN610_BDD611                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[8]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[8]_RESYN616_BDD617                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[8]_RESYN618_BDD619                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[9]                                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[9]_RESYN624_BDD625                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[9]_RESYN626_BDD627                                                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[10]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[10]_RESYN632_BDD633                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[10]_RESYN634_BDD635                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[11]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[11]_RESYN640_BDD641                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[11]_RESYN642_BDD643                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[12]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[12]_RESYN648_BDD649                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[12]_RESYN650_BDD651                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[13]                                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[13]_RESYN656_BDD657                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|flux_quanta_reg5[13]_RESYN658_BDD659                                                                                                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~936                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~937                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938_RESYN134_BDD135                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938_RESYN136_BDD137                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938_RESYN138_BDD139                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938_RESYN140_BDD141                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~938_RESYN144_BDD145                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux176~943                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]_RESYN368_BDD369                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]_RESYN370_BDD371                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]_RESYN356_BDD357                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]_RESYN358_BDD359                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]_RESYN344_BDD345                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]_RESYN346_BDD347                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]_RESYN330_BDD331                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]_RESYN332_BDD333                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]_RESYN310_BDD311                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]_RESYN312_BDD313                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]_RESYN298_BDD299                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]_RESYN300_BDD301                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]_RESYN270_BDD271                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]_RESYN272_BDD273                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]_RESYN258_BDD259                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]_RESYN260_BDD261                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]_RESYN230_BDD231                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]_RESYN232_BDD233                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]_RESYN194_BDD195                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]_RESYN196_BDD197                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]_RESYN186_BDD187                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]_RESYN188_BDD189                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]_RESYN178_BDD179                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]_RESYN180_BDD181                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]_RESYN166_BDD167                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]_RESYN168_BDD169                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]_RESYN158_BDD159                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]_RESYN160_BDD161                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]_RESYN150_BDD151                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]_RESYN152_BDD153                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]_RESYN124_BDD125                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]_RESYN126_BDD127                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]_RESYN112_BDD113                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]_RESYN114_BDD115                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]_RESYN100_BDD101                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]_RESYN102_BDD103                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]_RESYN364_BDD365                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]_RESYN366_BDD367                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]_RESYN352_BDD353                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]_RESYN354_BDD355                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]_RESYN340_BDD341                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]_RESYN342_BDD343                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN326_BDD327                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]_RESYN306_BDD307                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]_RESYN308_BDD309                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]_RESYN294_BDD295                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]_RESYN296_BDD297                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]_RESYN266_BDD267                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]_RESYN268_BDD269                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]_RESYN254_BDD255                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]_RESYN256_BDD257                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]_RESYN226_BDD227                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]_RESYN228_BDD229                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]_RESYN210_BDD211                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]_RESYN212_BDD213                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]_RESYN190_BDD191                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]_RESYN192_BDD193                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]_RESYN182_BDD183                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]_RESYN184_BDD185                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]_RESYN174_BDD175                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]_RESYN176_BDD177                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]_RESYN162_BDD163                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]_RESYN164_BDD165                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]_RESYN154_BDD155                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]_RESYN156_BDD157                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]_RESYN146_BDD147                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]_RESYN148_BDD149                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]_RESYN120_BDD121                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]_RESYN122_BDD123                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]_RESYN108_BDD109                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]_RESYN110_BDD111                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]_RESYN96_BDD97                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]_RESYN98_BDD99                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]_RESYN322_BDD323                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]_RESYN324_BDD325                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]_RESYN282_BDD283                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]_RESYN284_BDD285                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]_RESYN242_BDD243                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]_RESYN244_BDD245                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]_RESYN222_BDD223                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]_RESYN224_BDD225                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]_RESYN206_BDD207                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]_RESYN208_BDD209                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]_RESYN372_BDD373                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]_RESYN374_BDD375                                                                                                                                             ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]_RESYN360_BDD361                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]_RESYN362_BDD363                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]_RESYN348_BDD349                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]_RESYN350_BDD351                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]_RESYN334_BDD335                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]_RESYN336_BDD337                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]_RESYN318_BDD319                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]_RESYN320_BDD321                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]_RESYN302_BDD303                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]_RESYN304_BDD305                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]_RESYN278_BDD279                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]_RESYN280_BDD281                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]_RESYN262_BDD263                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]_RESYN264_BDD265                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]_RESYN238_BDD239                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]_RESYN240_BDD241                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]_RESYN218_BDD219                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]_RESYN220_BDD221                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]_RESYN202_BDD203                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]_RESYN204_BDD205                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]_RESYN170_BDD171                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]_RESYN172_BDD173                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]_RESYN128_BDD129                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]_RESYN130_BDD131                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]_RESYN116_BDD117                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]_RESYN118_BDD119                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]_RESYN104_BDD105                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]_RESYN106_BDD107                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]_RESYN88_BDD89                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]_RESYN88_RESYN750_BDD751                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]_RESYN90_BDD91                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]_RESYN92_BDD93                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][22]_RESYN94_BDD95                                                                                                                                              ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]_RESYN314_BDD315                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]_RESYN316_BDD317                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]_RESYN274_BDD275                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]_RESYN276_BDD277                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]_RESYN234_BDD235                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]_RESYN236_BDD237                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]_RESYN214_BDD215                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]_RESYN216_BDD217                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]_RESYN198_BDD199                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]_RESYN200_BDD201                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]_RESYN132_BDD133                                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector18~494                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector18~494_RESYN724_BDD725                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector18~494_RESYN726_BDD727                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector19~494                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector19~494_RESYN728_BDD729                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector19~494_RESYN730_BDD731                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector20~494                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector22~494                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector24~494                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector24~494_RESYN732_BDD733                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector24~494_RESYN734_BDD735                                                                                                                                                                       ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Selector28~504                                                                                                                                                                                       ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel_dly1[0]                                                                                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[6]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[6]_RESYN376_BDD377                                                                                                                                                                         ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[0]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~527                                                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal3~497                                                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[1]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9725_ins_cout                                                                              ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9725_ins_cout_ins_cout                                                                     ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout_ins_cout                                                                      ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout_ins_cout                                                                      ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485_ins_cout_ins_cout                                                                      ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout                                                                                   ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]~_ins_cout_ins_cout                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479_ins_cout                                                                               ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout                                                                                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout_ins_cout                                                                                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout_ins_cout_ins_cout                                                                                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout                                                                                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout                                                                                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout_ins_cout                                                                                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout                                                                                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout                                                                                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout_ins_cout                                                                                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[12]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[12]~_Duplicate_2444                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[12]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[13]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[13]~_Duplicate_2443                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[13]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[14]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[25]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[25]~_Duplicate_2441                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg|reg_o[25]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[0]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[0]~_Duplicate_2441                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[0]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[19]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[19]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg|reg_o[19]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[0]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[0]~_Duplicate_2441                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[0]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[19]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[19]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg|reg_o[19]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[12]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[12]~_Duplicate_2444                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[12]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[13]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[13]~_Duplicate_2441                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[14]~_Duplicate_2443                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[23]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[23]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[23]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[1]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[1]~_Duplicate_2441                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[1]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[3]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[3]~_Duplicate_2445                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[3]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[14]~_Duplicate_2444                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[22]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[22]~_Duplicate_2443                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[22]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[30]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[30]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg|reg_o[30]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[1]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[1]~_Duplicate_2441                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[1]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[3]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[3]~_Duplicate_2445                                                                                                                                       ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[3]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]~_Duplicate_2444                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]_RESYN338_BDD339                                                                                                                                                                      ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[14]~_Duplicate_2444                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[22]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[22]~_Duplicate_2443                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[22]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[30]                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[30]~_Duplicate_2442                                                                                                                                      ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg|reg_o[30]                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[12]                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[12]~_Duplicate_2442                                                                                                                                     ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[12]                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[13]                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[13]~_Duplicate_2441                                                                                                                                     ; COMBOUT          ;                       ;
; all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg|reg_o[13]                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|Selector24~269                                                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|Selector24~269_Duplicate_275                                                                                                                                                                           ; COMBOUT          ;                       ;
; dispatch:i_dispatch|Selector24~269                                                                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|Selector25~273                                                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|Selector25~273_Duplicate_275                                                                                                                                                                           ; COMBOUT          ;                       ;
; dispatch:i_dispatch|Selector25~273                                                                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|Selector31~269                                                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|Selector31~269_Duplicate_275                                                                                                                                                                           ; COMBOUT          ;                       ;
; dispatch:i_dispatch|Selector31~269                                                                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[0]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[0]~_Duplicate_8483                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[0]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]~_Duplicate_8484                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[3]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[3]~_Duplicate_8490                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[3]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[4]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[4]~_Duplicate_8489                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[4]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]~_Duplicate_8488                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]~_Duplicate_8487                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[8]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[8]~_Duplicate_8486                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[8]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]~_Duplicate_8485                                                                                                                                        ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]~_Duplicate_2189                                                                                                                                       ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[18]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[18]~_Duplicate_2185                                                                                                                                       ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[20]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[20]~_Duplicate_2188                                                                                                                                       ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[20]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]~_Duplicate_2187                                                                                                                                       ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]                                                                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]~_Duplicate_2186                                                                                                                                       ; COMBOUT          ;                       ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]                                                                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~25                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~25_Duplicate_32                                         ; REGOUT           ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]~_Duplicate_276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_Duplicate_277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]~_Duplicate_14265                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]~_Duplicate_14266                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]~_Duplicate_14267                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]~_Duplicate_14268                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]~_Duplicate_14269                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_14270                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_14273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_14274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_Duplicate_14275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_14276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_14277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_Duplicate_14278                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]~_Duplicate_14279                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[32]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[32]~_Duplicate_14271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[32]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]~_Duplicate_14272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]~_Duplicate_14265                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]~_Duplicate_14266                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]~_Duplicate_14267                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]~_Duplicate_14269                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]~_Duplicate_14271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]~_Duplicate_14272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_Duplicate_14273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_Duplicate_14274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_Duplicate_14275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_Duplicate_14276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_Duplicate_14277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_14278                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_Duplicate_14279                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]~_Duplicate_14280                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]~_Duplicate_14270                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]~_Duplicate_14268                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]~_Duplicate_14265                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]~_Duplicate_14266                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]~_Duplicate_14267                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]~_Duplicate_14268                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]~_Duplicate_14269                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]~_Duplicate_14270                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]~_Duplicate_14271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]~_Duplicate_14272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_Duplicate_14273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_14275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_14276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_14277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]~_Duplicate_14278                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[32]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[32]~_Duplicate_14274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[32]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]~_Duplicate_278                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]~_Duplicate_280                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~_Duplicate_279                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]~_Duplicate_276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]~_Duplicate_281                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_Duplicate_282                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_283                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_284                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]~_Duplicate_277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]~_Duplicate_257                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]~_Duplicate_314                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]~_Duplicate_257                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_Duplicate_267                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]~_Duplicate_257                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[12]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[12]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[12]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]~_Duplicate_58                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_57                                                                                                                ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]~_Duplicate_275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[13]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[13]~_Duplicate_13242                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[13]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]~_Duplicate_13243                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]~_Duplicate_13244                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]~_Duplicate_13245                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]~_Duplicate_13246                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]~_Duplicate_13247                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]~_Duplicate_13248                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]~_Duplicate_314                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]~_Duplicate_57                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_Duplicate_58                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]~_Duplicate_59                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]~_Duplicate_60                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_Duplicate_61                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_62                                                                                                                ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_Duplicate_277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]~_Duplicate_275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]~_Duplicate_314                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]~_Duplicate_61                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_Duplicate_60                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]~_Duplicate_59                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_58                                                                                                                ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]~_Duplicate_57                                                                                                                ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[11]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]~_Duplicate_267                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]~_Duplicate_12306                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[13]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]~_Duplicate_57                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~4                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~4_Duplicate_7                                    ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~4                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]                                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~_Duplicate_7                                                                       ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_286                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_Duplicate_287                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_290                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_Duplicate_292                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_Duplicate_293                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]~_Duplicate_288                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_289                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]~_Duplicate_291                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[0]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[0]~_Duplicate_261                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[0]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]~_Duplicate_260                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]~_Duplicate_259                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_273                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_272                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_271                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_Duplicate_270                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_269                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_268                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_Duplicate_267                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[27]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[27]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[27]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]~_Duplicate_321                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[4]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[4]~_Duplicate_329                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[4]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]~_Duplicate_328                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]~_Duplicate_327                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]~_Duplicate_326                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]~_Duplicate_325                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[15]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]~_Duplicate_324                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]~_Duplicate_323                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]~_Duplicate_314                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]~_Duplicate_315                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]~_Duplicate_316                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]~_Duplicate_317                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]~_Duplicate_318                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]~_Duplicate_322                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]~_Duplicate_320                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]~_Duplicate_319                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]~_Duplicate_262                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]~_Duplicate_261                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]~_Duplicate_260                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_Duplicate_273                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_Duplicate_272                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_Duplicate_271                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_Duplicate_270                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_269                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_Duplicate_268                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]~_Duplicate_267                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[24]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]~_Duplicate_259                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[27]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[0]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[0]~_Duplicate_259                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[0]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_270                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_269                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_268                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_267                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_Duplicate_266                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_Duplicate_265                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]~_Duplicate_264                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]~_Duplicate_263                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]~_Duplicate_262                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[24]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[24]~_Duplicate_261                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[24]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[25]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[25]~_Duplicate_260                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[25]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]~_Duplicate_258                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]~_Duplicate_257                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[27]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]~_Duplicate_57                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|out_address_reg_b[0]                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|out_address_reg_b[0]~_Duplicate_4 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|out_address_reg_b[0]                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]~_Duplicate_275                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~_Duplicate_276                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]~_Duplicate_271                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]~_Duplicate_272                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_273                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]~_Duplicate_274                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_Duplicate_277                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_278                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_279                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]~_Duplicate_8409                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]~_Duplicate_323                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[2]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]~_Duplicate_314                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]~_Duplicate_315                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]~_Duplicate_316                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]~_Duplicate_317                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]~_Duplicate_318                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]~_Duplicate_319                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]~_Duplicate_320                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]~_Duplicate_321                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]~_Duplicate_322                                              ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]~_Duplicate_8410                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_8409                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg0[0]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[5]~_Duplicate_456                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]~_Duplicate_450                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]~_Duplicate_451                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]~_Duplicate_457                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[12]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[13]~_Duplicate_461                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]~_Duplicate_453                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]~_Duplicate_460                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]~_Duplicate_452                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]~_Duplicate_448                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]~_Duplicate_458                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]~_Duplicate_454                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[5]~_Duplicate_456                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[6]~_Duplicate_450                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[7]~_Duplicate_451                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[8]~_Duplicate_457                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[11]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[12]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[13]~_Duplicate_461                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]~_Duplicate_453                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[17]~_Duplicate_460                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]~_Duplicate_452                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[21]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]~_Duplicate_448                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[25]~_Duplicate_458                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[26]~_Duplicate_454                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[2]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[2]~_Duplicate_456                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[2]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[5]~_Duplicate_457                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[6]~_Duplicate_450                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[7]~_Duplicate_451                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[8]~_Duplicate_458                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[11]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[12]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[13]~_Duplicate_462                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[16]~_Duplicate_453                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[17]~_Duplicate_461                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[20]~_Duplicate_452                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[21]~_Duplicate_460                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[24]~_Duplicate_448                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[25]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[26]~_Duplicate_454                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[2]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[2]~_Duplicate_456                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[2]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[5]~_Duplicate_457                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[6]~_Duplicate_450                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[7]~_Duplicate_451                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[8]~_Duplicate_458                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[11]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[12]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[13]~_Duplicate_462                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[16]~_Duplicate_453                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[17]~_Duplicate_461                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[20]~_Duplicate_452                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[21]~_Duplicate_460                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[24]~_Duplicate_448                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[25]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[26]~_Duplicate_454                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[1]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[1]~_Duplicate_448                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[1]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[2]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[2]~_Duplicate_459                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[2]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[3]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[3]~_Duplicate_468                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[3]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[4]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[4]~_Duplicate_469                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[4]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[5]~_Duplicate_460                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[6]~_Duplicate_451                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[7]~_Duplicate_452                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[8]~_Duplicate_461                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[9]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[9]~_Duplicate_470                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[9]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[10]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[10]~_Duplicate_471                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[10]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[11]~_Duplicate_450                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[12]~_Duplicate_458                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[13]~_Duplicate_465                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[14]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[14]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[14]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[15]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[15]~_Duplicate_456                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[15]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[16]~_Duplicate_454                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[17]~_Duplicate_464                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[18]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[18]~_Duplicate_466                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[18]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[19]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[19]~_Duplicate_467                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[19]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[20]~_Duplicate_453                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[21]~_Duplicate_463                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[24]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[25]~_Duplicate_462                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[26]~_Duplicate_457                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[3]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[3]~_Duplicate_452                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[3]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[4]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[4]~_Duplicate_453                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[4]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[5]~_Duplicate_465                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[6]~_Duplicate_460                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[8]~_Duplicate_466                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[9]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[9]~_Duplicate_454                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[9]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[10]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[10]~_Duplicate_455                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[10]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[11]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[12]~_Duplicate_464                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[13]~_Duplicate_470                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[14]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[14]~_Duplicate_448                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[14]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[15]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[15]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[15]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[16]~_Duplicate_462                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[17]~_Duplicate_469                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[18]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[18]~_Duplicate_450                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[18]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[19]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[19]~_Duplicate_451                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[19]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[20]~_Duplicate_461                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[21]~_Duplicate_468                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[22]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[22]~_Duplicate_456                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[22]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[23]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[23]~_Duplicate_457                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[23]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[24]~_Duplicate_458                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[25]~_Duplicate_467                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[26]~_Duplicate_463                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[0]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[0]~_Duplicate_448                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[0]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[2]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[2]~_Duplicate_467                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[2]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[3]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[3]~_Duplicate_453                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[3]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[4]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[4]~_Duplicate_454                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[4]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[5]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[5]~_Duplicate_468                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[5]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[6]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[6]~_Duplicate_461                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[6]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[7]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[7]~_Duplicate_462                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[7]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[8]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[8]~_Duplicate_469                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[8]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[9]                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[9]~_Duplicate_455                                                                                                                                                   ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[9]                                                                                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[10]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[10]~_Duplicate_456                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[10]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[11]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[11]~_Duplicate_460                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[11]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[12]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[12]~_Duplicate_466                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[12]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[13]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[13]~_Duplicate_473                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[13]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[14]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[14]~_Duplicate_449                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[14]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[15]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[15]~_Duplicate_450                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[15]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[16]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[16]~_Duplicate_464                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[16]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[17]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[17]~_Duplicate_472                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[17]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[18]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[18]~_Duplicate_451                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[18]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[19]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[19]~_Duplicate_452                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[19]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[20]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[20]~_Duplicate_463                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[20]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[21]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[21]~_Duplicate_471                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[21]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[22]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[22]~_Duplicate_457                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[22]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[23]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[23]~_Duplicate_458                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[23]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[24]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[24]~_Duplicate_459                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[24]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[25]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[25]~_Duplicate_470                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[25]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[26]                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[26]~_Duplicate_465                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[26]                                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux2~899                                                                                                                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux2~899_Duplicate_901                                                                                                                                                     ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux9~899                                                                                                                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux9~899_Duplicate_901                                                                                                                                                     ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~899                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~899_Duplicate_901                                                                                                                                                    ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~899                                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~899_Duplicate_901                                                                                                                                                    ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~899_Duplicate_901                                                                                                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~899_Duplicate_901_Duplicate                                                                                                                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~899_Duplicate_901                                                                                                                                                                                    ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux22~1047                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux22~1047_Duplicate_1049                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1105                                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1105_Duplicate_1107                                                                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1105_Duplicate_1107                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1105_Duplicate_1107_Duplicate                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1105_Duplicate_1107                                                                                                                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux159~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux159~67_Duplicate_69                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux160~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux160~67_Duplicate_69                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67_Duplicate_69                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67_Duplicate_71                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67_Duplicate_73                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux161~67                                                                                                                                                              ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux169~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux169~67_Duplicate_69                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67_Duplicate_69                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67_Duplicate_71                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67_Duplicate_69                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67_Duplicate_69_Duplicate                                                                                                       ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux170~67_Duplicate_69                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~937                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~937_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~937                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~941                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~941_Duplicate_946                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux174~941                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux178~942                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux178~942_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux178~942                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux183~942                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux183~942_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux183~942                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux186~940                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux186~940_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux186~940                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux188~942                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux188~942_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux188~942                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux193~941                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux193~941_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux193~941                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux198~941                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux198~941_Duplicate_945                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux198~941                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux202~943                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux202~943_Duplicate_946                                                                                                               ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux202~943                                                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]~_Duplicate_88322                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]~_Duplicate_88071                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]~_Duplicate_87982                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]~_Duplicate_88087                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]~_Duplicate_88010                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]~_Duplicate_87945                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]~_Duplicate_87862                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]~_Duplicate_87881                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]~_Duplicate_87901                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]~_Duplicate_88326                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]~_Duplicate_88306                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]~_Duplicate_88286                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][7]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][7]~_Duplicate_87853                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]~_Duplicate_88235                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]~_Duplicate_88217                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]~_Duplicate_88198                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]~_Duplicate_88180                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][12]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][12]~_Duplicate_87849                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]~_Duplicate_88051                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][31]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][31]~_Duplicate_87859                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]~_Duplicate_87863                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]~_Duplicate_87882                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]~_Duplicate_87902                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]~_Duplicate_88327                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]~_Duplicate_88307                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]~_Duplicate_88287                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]~_Duplicate_88268                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]~_Duplicate_88252                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]~_Duplicate_88236                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]~_Duplicate_88218                                                                                                             ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]~_Duplicate_88199                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]~_Duplicate_88181                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]~_Duplicate_88162                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]~_Duplicate_88150                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]~_Duplicate_88136                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]~_Duplicate_88124                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]~_Duplicate_88112                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]~_Duplicate_88100                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]~_Duplicate_88089                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]~_Duplicate_88075                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]~_Duplicate_88063                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]~_Duplicate_88052                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]~_Duplicate_88040                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]~_Duplicate_88026                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]~_Duplicate_88012                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]~_Duplicate_88000                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]~_Duplicate_87986                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]~_Duplicate_87971                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]~_Duplicate_87960                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]~_Duplicate_87947                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]~_Duplicate_87934                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]~_Duplicate_87920                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][13]~_Duplicate_88085                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][14]~_Duplicate_87997                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][24]~_Duplicate_88323                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][26]~_Duplicate_87841                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][27]~_Duplicate_88023                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][30]~_Duplicate_87917                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][31]~_Duplicate_87877                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][12]~_Duplicate_88282                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][13]~_Duplicate_88048                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][14]~_Duplicate_87957                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]~_Duplicate_88303                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][25]~_Duplicate_88148                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][26]~_Duplicate_88073                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][27]~_Duplicate_87998                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][28]~_Duplicate_87944                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]~_Duplicate_87861                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]~_Duplicate_87880                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]~_Duplicate_87900                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][3]~_Duplicate_87846                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]~_Duplicate_88305                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]~_Duplicate_88285                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]~_Duplicate_88267                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]~_Duplicate_88251                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]~_Duplicate_88234                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]~_Duplicate_88216                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]~_Duplicate_88197                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]~_Duplicate_88179                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]~_Duplicate_88161                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]~_Duplicate_88149                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]~_Duplicate_88135                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]~_Duplicate_88123                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN326_BDD327                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN326_BDD327~_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN326_BDD327                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329~_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329~_Duplicate                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329~_Duplicate_Duplicate                                                                                       ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]_RESYN328_BDD329~_Duplicate                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]~_Duplicate_88111                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]~_Duplicate_88099                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]~_Duplicate_88088                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]~_Duplicate_88074                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]~_Duplicate_88062                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]~_Duplicate_88050                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]~_Duplicate_88039                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]~_Duplicate_88025                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]~_Duplicate_88011                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]~_Duplicate_87999                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]~_Duplicate_87985                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]~_Duplicate_87970                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]~_Duplicate_87959                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]~_Duplicate_87946                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]~_Duplicate_87933                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]~_Duplicate_87919                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]~_Duplicate_87860                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]~_Duplicate_87879                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]~_Duplicate_87899                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]~_Duplicate_88325                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]~_Duplicate_88304                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]~_Duplicate_87847                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]~_Duplicate_87852                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]~_Duplicate_88233                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]~_Duplicate_88215                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]~_Duplicate_88196                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]~_Duplicate_88178                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]~_Duplicate_88160                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]~_Duplicate_87858                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]~_Duplicate_88301                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]~_Duplicate_88060                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]~_Duplicate_87968                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]~_Duplicate_88086                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][13]~_Duplicate_88097                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]~_Duplicate_87875                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]~_Duplicate_87895                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]~_Duplicate_87914                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]~_Duplicate_88339                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]~_Duplicate_88320                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]~_Duplicate_88299                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]~_Duplicate_88280                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]~_Duplicate_88265                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]~_Duplicate_88249                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]~_Duplicate_88231                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]~_Duplicate_88212                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]~_Duplicate_87854                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]~_Duplicate_88175                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]~_Duplicate_87876                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]~_Duplicate_87896                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]~_Duplicate_87915                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]~_Duplicate_88340                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]~_Duplicate_88321                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]~_Duplicate_88300                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]~_Duplicate_88281                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]~_Duplicate_88266                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]~_Duplicate_88250                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]~_Duplicate_88232                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]~_Duplicate_88213                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]~_Duplicate_88194                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]~_Duplicate_88176                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]~_Duplicate_87874                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]~_Duplicate_87894                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]~_Duplicate_87913                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]~_Duplicate_88338                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]~_Duplicate_88319                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]~_Duplicate_88298                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]~_Duplicate_88279                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]~_Duplicate_88264                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]~_Duplicate_88248                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]~_Duplicate_88230                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]~_Duplicate_88211                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]~_Duplicate_88193                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]~_Duplicate_88174                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]~_Duplicate_87873                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]~_Duplicate_87893                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]~_Duplicate_87912                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]~_Duplicate_88337                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]~_Duplicate_88318                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]~_Duplicate_88297                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]~_Duplicate_88278                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]~_Duplicate_88263                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]~_Duplicate_88247                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]~_Duplicate_88229                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]~_Duplicate_88210                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]~_Duplicate_88192                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]~_Duplicate_88173                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]~_Duplicate_87865                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]~_Duplicate_87884                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]~_Duplicate_87904                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]~_Duplicate_88329                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]~_Duplicate_88309                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]~_Duplicate_88289                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]~_Duplicate_88270                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]~_Duplicate_88254                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]~_Duplicate_88238                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]~_Duplicate_88220                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]~_Duplicate_88201                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]~_Duplicate_88183                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]~_Duplicate_88164                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]~_Duplicate_88152                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]~_Duplicate_88138                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]~_Duplicate_88126                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]~_Duplicate_88114                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]~_Duplicate_87851                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]~_Duplicate_87851                                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]~_Duplicate_87851_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]~_Duplicate_87851                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]~_Duplicate_88091                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]~_Duplicate_88077                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]~_Duplicate_88065                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]~_Duplicate_88054                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]~_Duplicate_88042                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]~_Duplicate_88028                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]~_Duplicate_88014                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]~_Duplicate_88002                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]~_Duplicate_87988                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]~_Duplicate_87973                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]~_Duplicate_87962                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]~_Duplicate_87949                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]~_Duplicate_87936                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]~_Duplicate_87922                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]~_Duplicate_88159                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]~_Duplicate_88342                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]~_Duplicate_88284                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]~_Duplicate_88122                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]~_Duplicate_88049                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]~_Duplicate_87984                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][0]~_Duplicate_87855                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]~_Duplicate_87889                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][2]~_Duplicate_87908                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][3]~_Duplicate_87845                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_88314                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]~_Duplicate_88293                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][6]~_Duplicate_88274                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]~_Duplicate_88259                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]~_Duplicate_88243                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]~_Duplicate_88225                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]~_Duplicate_88206                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_88188                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]~_Duplicate_88169                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]~_Duplicate_88155                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]~_Duplicate_88142                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]~_Duplicate_88130                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]~_Duplicate_87850                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]~_Duplicate_88081                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][23]~_Duplicate_88033                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]~_Duplicate_88019                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]~_Duplicate_88006                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]~_Duplicate_87993                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]~_Duplicate_87978                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][28]~_Duplicate_87857                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]~_Duplicate_87953                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]~_Duplicate_87940                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]~_Duplicate_87927                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]~_Duplicate_87870                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]~_Duplicate_87890                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]~_Duplicate_87909                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]~_Duplicate_88334                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]~_Duplicate_88315                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]~_Duplicate_88294                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]~_Duplicate_88275                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]~_Duplicate_88260                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]~_Duplicate_88244                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]~_Duplicate_88226                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]~_Duplicate_88207                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]~_Duplicate_88189                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]~_Duplicate_88170                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]~_Duplicate_88156                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]~_Duplicate_88143                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]~_Duplicate_88131                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]~_Duplicate_88117                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]~_Duplicate_88105                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]~_Duplicate_88094                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]~_Duplicate_88082                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]~_Duplicate_88068                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]~_Duplicate_88057                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]~_Duplicate_88045                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]~_Duplicate_88034                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]~_Duplicate_88020                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]~_Duplicate_88007                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]~_Duplicate_87994                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]~_Duplicate_87979                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]~_Duplicate_87954                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]~_Duplicate_87941                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]~_Duplicate_87928                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][13]~_Duplicate_88177                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][26]~_Duplicate_88133                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][29]~_Duplicate_87931                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][13]~_Duplicate_87843                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]~_Duplicate_87916                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]~_Duplicate_88283                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]~_Duplicate_88110                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]~_Duplicate_88038                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]~_Duplicate_87969                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]~_Duplicate_87869                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]~_Duplicate_87888                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]~_Duplicate_87907                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]~_Duplicate_88333                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]~_Duplicate_88313                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]~_Duplicate_88292                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]~_Duplicate_88273                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]~_Duplicate_88258                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]~_Duplicate_88242                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]~_Duplicate_88224                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]~_Duplicate_88205                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]~_Duplicate_88187                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]~_Duplicate_88168                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]~_Duplicate_88154                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]~_Duplicate_88141                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]~_Duplicate_88129                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]_RESYN336_BDD337                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]_RESYN336_BDD337~_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]_RESYN336_BDD337                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]~_Duplicate_88116                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]_RESYN318_BDD319                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]_RESYN318_BDD319~_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]_RESYN318_BDD319                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]~_Duplicate_88104                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]~_Duplicate_88093                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]_RESYN280_BDD281                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]_RESYN280_BDD281~_Duplicate                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]_RESYN280_BDD281                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]~_Duplicate_88080                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]~_Duplicate_88067                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]~_Duplicate_88056                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]~_Duplicate_88044                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]~_Duplicate_88032                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]~_Duplicate_88018                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]~_Duplicate_88005                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]~_Duplicate_87992                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]~_Duplicate_87977                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]~_Duplicate_87965                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]~_Duplicate_87952                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]~_Duplicate_87939                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]~_Duplicate_87926                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]~_Duplicate_87868                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]~_Duplicate_87887                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]~_Duplicate_87856                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]~_Duplicate_87856                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]~_Duplicate_87856_Duplicate                                                                                                  ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]~_Duplicate_87856                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]~_Duplicate_88332                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]~_Duplicate_88312                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]~_Duplicate_87848                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][7]~_Duplicate_88257                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]~_Duplicate_88241                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]~_Duplicate_88223                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]~_Duplicate_88204                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]~_Duplicate_88186                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]~_Duplicate_88167                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][23]~_Duplicate_88031                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]~_Duplicate_88017                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]~_Duplicate_87991                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]~_Duplicate_87976                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]~_Duplicate_87925                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][13]~_Duplicate_88146                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][26]~_Duplicate_88121                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][28]~_Duplicate_87983                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]~_Duplicate_88341                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]~_Duplicate_88108                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]~_Duplicate_88098                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]~_Duplicate_88024                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]~_Duplicate_87958                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]~_Duplicate_87866                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]~_Duplicate_87885                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]~_Duplicate_87905                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]~_Duplicate_88330                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]~_Duplicate_88310                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]~_Duplicate_88290                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]~_Duplicate_88271                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]~_Duplicate_88255                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]~_Duplicate_88239                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]~_Duplicate_88221                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]~_Duplicate_88202                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]~_Duplicate_88184                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]~_Duplicate_88165                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]~_Duplicate_87844                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]~_Duplicate_88139                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]~_Duplicate_88127                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]~_Duplicate_88102                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]~_Duplicate_88078                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]~_Duplicate_88029                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]~_Duplicate_88015                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]~_Duplicate_88003                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]~_Duplicate_87989                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]~_Duplicate_87974                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]~_Duplicate_87963                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]~_Duplicate_87950                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]~_Duplicate_87937                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]~_Duplicate_87923                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]~_Duplicate_87867                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]~_Duplicate_87886                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]~_Duplicate_87906                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]~_Duplicate_88331                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]~_Duplicate_88311                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]~_Duplicate_88291                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]~_Duplicate_88272                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]~_Duplicate_88256                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]~_Duplicate_88240                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]~_Duplicate_88222                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]~_Duplicate_88203                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]~_Duplicate_88185                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]~_Duplicate_88166                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]~_Duplicate_88153                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]~_Duplicate_88140                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]~_Duplicate_88128                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]~_Duplicate_88115                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]~_Duplicate_88103                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]~_Duplicate_88092                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]~_Duplicate_88079                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]~_Duplicate_88066                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]~_Duplicate_88055                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]~_Duplicate_88043                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]~_Duplicate_88030                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]~_Duplicate_88016                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]~_Duplicate_88004                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]~_Duplicate_87990                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]~_Duplicate_87975                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]~_Duplicate_87964                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]~_Duplicate_87951                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]~_Duplicate_87938                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]~_Duplicate_87924                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][13]~_Duplicate_88120                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][18]~_Duplicate_87897                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][24]~_Duplicate_88324                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][26]~_Duplicate_88109                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][27]~_Duplicate_88037                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][30]~_Duplicate_87918                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][31]~_Duplicate_87878                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][13]~_Duplicate_88195                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][24]~_Duplicate_88343                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][25]~_Duplicate_88302                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][26]~_Duplicate_88134                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][27]~_Duplicate_88061                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][31]~_Duplicate_87898                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]~_Duplicate_87872                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]~_Duplicate_87892                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]~_Duplicate_87911                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]~_Duplicate_88336                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]~_Duplicate_88317                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]~_Duplicate_88296                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]~_Duplicate_88277                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]~_Duplicate_88262                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]~_Duplicate_88246                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]~_Duplicate_88228                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]~_Duplicate_88209                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]~_Duplicate_88191                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]~_Duplicate_88172                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]~_Duplicate_88158                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]~_Duplicate_88145                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]~_Duplicate_88132                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]~_Duplicate_88119                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]~_Duplicate_88107                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]~_Duplicate_88096                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]~_Duplicate_88084                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]~_Duplicate_88070                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]~_Duplicate_88059                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]~_Duplicate_88047                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]~_Duplicate_88036                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]~_Duplicate_88022                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]~_Duplicate_88009                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]~_Duplicate_87996                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]~_Duplicate_87981                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]~_Duplicate_87967                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]~_Duplicate_87956                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]~_Duplicate_87943                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]~_Duplicate_87930                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][0]~_Duplicate_87871                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]~_Duplicate_87891                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]~_Duplicate_87910                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][3]~_Duplicate_88335                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][4]~_Duplicate_88316                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]~_Duplicate_88295                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]~_Duplicate_88276                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]~_Duplicate_88261                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_88245                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]~_Duplicate_88227                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]~_Duplicate_88208                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]~_Duplicate_88190                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]~_Duplicate_88171                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]~_Duplicate_88157                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]~_Duplicate_88144                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][15]~_Duplicate_87842                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]~_Duplicate_88118                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]~_Duplicate_88106                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]~_Duplicate_88095                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]~_Duplicate_88083                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]~_Duplicate_88069                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]~_Duplicate_88058                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]~_Duplicate_88046                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]~_Duplicate_88035                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]~_Duplicate_88021                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]~_Duplicate_88008                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]~_Duplicate_87995                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]~_Duplicate_87980                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]~_Duplicate_87966                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]_RESYN132_BDD133                                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]~_Duplicate_87966                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]~_Duplicate_87955                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]~_Duplicate_87942                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]~_Duplicate_87929                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][13]~_Duplicate_88214                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][26]~_Duplicate_88147                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][27]~_Duplicate_88072                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][29]~_Duplicate_87932                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][0]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][0]~_Duplicate_87864                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][0]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]~_Duplicate_87883                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]~_Duplicate_87903                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][3]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][3]~_Duplicate_88328                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][3]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]~_Duplicate_88308                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][5]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][5]~_Duplicate_88288                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][5]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]~_Duplicate_88269                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][7]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][7]~_Duplicate_88253                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][7]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]~_Duplicate_88237                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]                                                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]~_Duplicate_88219                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]                                                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]~_Duplicate_88200                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]~_Duplicate_88182                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][12]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][12]~_Duplicate_88163                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][12]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]~_Duplicate_88151                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]~_Duplicate_88137                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]~_Duplicate_88125                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]~_Duplicate_88113                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]~_Duplicate_88101                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][18]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][18]~_Duplicate_88090                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][18]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]~_Duplicate_88076                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]~_Duplicate_88064                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]~_Duplicate_88053                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]~_Duplicate_88041                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][23]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][23]~_Duplicate_88027                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][23]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][24]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][24]~_Duplicate_88013                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][24]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]~_Duplicate_88001                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][26]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][26]~_Duplicate_87987                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][26]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]~_Duplicate_87972                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]~_Duplicate_87961                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]~_Duplicate_87948                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][30]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][30]~_Duplicate_87935                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][30]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]~_Duplicate_87921                                                                                                           ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux13~1093                                                                                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux13~1093_Duplicate_1098                                                                                                                                            ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux13~1093                                                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~_Duplicate_24                                                                                                                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~9                                                                                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~9_Duplicate_17                                                                                                                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~9                                                                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~10                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~10_Duplicate_20                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~10                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~11                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~11_Duplicate_22                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~11                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~_Duplicate_25                                                                                                                                          ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~12                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~12_Duplicate_18                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~12                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~13                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~13_Duplicate_21                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~13                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~14                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~14_Duplicate_23                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~14                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]~15                                                                                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]~15_Duplicate_19                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]~15                                                                                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]~_Duplicate_1094                                                                                                                                         ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]~_Duplicate_1093                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]~_Duplicate_1092                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]~_Duplicate_1091                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[23]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[23]~_Duplicate_1090                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[23]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]~_Duplicate_1089                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]~_Duplicate_1088                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]~_Duplicate_1087                                                                                                                                        ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[0]                                                                                                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[0]~_Duplicate_10                                                                                                                                      ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[0]                                                                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[1]                                                                                                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[1]~_Duplicate_11                                                                                                                                      ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[1]                                                                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[2]                                                                                                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[2]~_Duplicate_12                                                                                                                                      ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_ch_mux_sel[2]                                                                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[0]                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[0]~_Duplicate_2025                                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[0]                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[3]                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[3]~_Duplicate_2026                                                                                                                                 ; COMBOUT          ;                       ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_index[3]                                                                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]~_Duplicate_2441                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]~_Duplicate_2442                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]~_Duplicate_2469                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]~_Duplicate_2468                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]~_Duplicate_2467                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]~_Duplicate_2466                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]~_Duplicate_2465                                                                                                                                          ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]~_Duplicate_2464                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]~_Duplicate_2463                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]~_Duplicate_2462                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]~_Duplicate_2461                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]~_Duplicate_2460                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]~_Duplicate_2459                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]~_Duplicate_2458                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]~_Duplicate_2457                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]~_Duplicate_2456                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]~_Duplicate_2455                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]~_Duplicate_2454                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]~_Duplicate_2453                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]~_Duplicate_2452                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]~_Duplicate_2451                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]~_Duplicate_2450                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]~_Duplicate_2449                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]~_Duplicate_2448                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]~_Duplicate_2447                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]~_Duplicate_2446                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]~_Duplicate_2445                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]~_Duplicate_2444                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]~_Duplicate_2443                                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]                                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]~_Duplicate_2441                                                                                                                         ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]                                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]                                                                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]~_Duplicate_2313                                                                                                                           ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]                                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]                                                                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]~_Duplicate_1033                                                                                                                               ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]                                                                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]                                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]~_Duplicate_2442                                                                                                                            ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]                                                                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]~_Duplicate_2441                                                                                                                            ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]                                                                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]                                                                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]~_Duplicate_2555                                                                                                                              ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]                                                                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[0]                                                                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ;                ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[0]~_Duplicate_1033                                                                                                                                        ; COMBOUT          ;                       ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[0]                                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                ;                                                                                                                                                                                                                            ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.pin.


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Total logic elements                        ; 21,205 / 41,250 ( 51 % )                                                           ;
;     -- Combinational with no register       ; 7310                                                                               ;
;     -- Register only                        ; 2461                                                                               ;
;     -- Combinational with a register        ; 11434                                                                              ;
;                                             ;                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 8309                                                                               ;
;     -- 3 input functions                    ; 7911                                                                               ;
;     -- 2 input functions                    ; 2188                                                                               ;
;     -- 1 input functions                    ; 1639                                                                               ;
;     -- 0 input functions                    ; 1158                                                                               ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 16154                                                                              ;
;     -- arithmetic mode                      ; 5051                                                                               ;
;     -- qfbk mode                            ; 1991                                                                               ;
;     -- register cascade mode                ; 0                                                                                  ;
;     -- synchronous clear/load mode          ; 6544                                                                               ;
;     -- asynchronous clear/load mode         ; 12833                                                                              ;
;                                             ;                                                                                    ;
; Total registers                             ; 13,895 / 44,866 ( 31 % )                                                           ;
; Total LABs                                  ; 2,971 / 4,125 ( 72 % )                                                             ;
; Logic elements in carry chains              ; 5254                                                                               ;
; User inserted logic elements                ; 0                                                                                  ;
; Virtual pins                                ; 0                                                                                  ;
; I/O pins                                    ; 358 / 616 ( 58 % )                                                                 ;
;     -- Clock pins                           ; 1 / 16 ( 6 % )                                                                     ;
; Global signals                              ; 16                                                                                 ;
; M512s                                       ; 356 / 384 ( 93 % )                                                                 ;
; M4Ks                                        ; 183 / 183 ( 100 % )                                                                ;
; M-RAMs                                      ; 0 / 4 ( 0 % )                                                                      ;
; Total memory bits                           ; 848,896 / 3,423,744 ( 25 % )                                                       ;
; Total RAM block bits                        ; 1,048,320 / 3,423,744 ( 31 % )                                                     ;
; DSP block 9-bit elements                    ; 76 / 112 ( 68 % )                                                                  ;
; PLLs                                        ; 1 / 6 ( 17 % )                                                                     ;
; Global clocks                               ; 16 / 16 ( 100 % )                                                                  ;
; Regional clocks                             ; 0 / 16 ( 0 % )                                                                     ;
; Fast regional clocks                        ; 0 / 16 ( 0 % )                                                                     ;
; SERDES transmitters                         ; 0 / 90 ( 0 % )                                                                     ;
; SERDES receivers                            ; 0 / 90 ( 0 % )                                                                     ;
; Average interconnect usage                  ; 28%                                                                                ;
; Peak interconnect usage                     ; 54%                                                                                ;
; Maximum fan-out node                        ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                      ;
; Maximum fan-out                             ; 14450                                                                              ;
; Highest non-global fan-out signal           ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold ;
; Highest non-global fan-out                  ; 582                                                                                ;
; Total fan-out                               ; 122592                                                                             ;
; Average fan-out                             ; 5.53                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; adc1_dat[0]  ; AB26  ; 1        ; 0            ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[10] ; V24   ; 1        ; 0            ; 16           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[11] ; V23   ; 1        ; 0            ; 16           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[12] ; AA28  ; 1        ; 0            ; 19           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[13] ; AA27  ; 1        ; 0            ; 19           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[1]  ; AB25  ; 1        ; 0            ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[2]  ; W23   ; 1        ; 0            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[3]  ; W24   ; 1        ; 0            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[4]  ; AB28  ; 1        ; 0            ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[5]  ; AB27  ; 1        ; 0            ; 17           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[6]  ; V22   ; 1        ; 0            ; 15           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[7]  ; V21   ; 1        ; 0            ; 15           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[8]  ; AA25  ; 1        ; 0            ; 18           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[9]  ; AA26  ; 1        ; 0            ; 18           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_ovr     ; AG22  ; 8        ; 14           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_rdy     ; W22   ; 1        ; 0            ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[0]  ; AF22  ; 8        ; 14           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[10] ; AH25  ; 8        ; 3            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[11] ; AG25  ; 8        ; 1            ; 0            ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[12] ; AH26  ; 8        ; 1            ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[13] ; AG26  ; 8        ; 1            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[1]  ; AE22  ; 8        ; 9            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[2]  ; AH23  ; 8        ; 9            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[3]  ; AF23  ; 8        ; 9            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[4]  ; AD23  ; 8        ; 7            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[5]  ; AG23  ; 8        ; 7            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[6]  ; AH24  ; 8        ; 5            ; 0            ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[7]  ; AE24  ; 8        ; 5            ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[8]  ; AG24  ; 8        ; 5            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[9]  ; AF25  ; 8        ; 3            ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_ovr     ; N20   ; 2        ; 0            ; 38           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_rdy     ; AH22  ; 8        ; 14           ; 0            ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[0]  ; M25   ; 2        ; 0            ; 37           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[10] ; N26   ; 2        ; 0            ; 41           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[11] ; N25   ; 2        ; 0            ; 41           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[12] ; K27   ; 2        ; 0            ; 40           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[13] ; K28   ; 2        ; 0            ; 40           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[1]  ; M26   ; 2        ; 0            ; 37           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[2]  ; N22   ; 2        ; 0            ; 39           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[3]  ; N21   ; 2        ; 0            ; 39           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[4]  ; L27   ; 2        ; 0            ; 38           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[5]  ; L28   ; 2        ; 0            ; 38           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[6]  ; N24   ; 2        ; 0            ; 40           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[7]  ; N23   ; 2        ; 0            ; 40           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[8]  ; L25   ; 2        ; 0            ; 39           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[9]  ; L26   ; 2        ; 0            ; 39           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_ovr     ; AA21  ; 1        ; 0            ; 7            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_rdy     ; N19   ; 2        ; 0            ; 38           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[0]  ; AF28  ; 1        ; 0            ; 8            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[10] ; Y21   ; 1        ; 0            ; 12           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[11] ; Y22   ; 1        ; 0            ; 12           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[12] ; AC28  ; 1        ; 0            ; 15           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[13] ; AC27  ; 1        ; 0            ; 15           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[1]  ; AF27  ; 1        ; 0            ; 8            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[2]  ; AA23  ; 1        ; 0            ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[3]  ; AA24  ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[4]  ; AE28  ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[5]  ; AE27  ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[6]  ; Y24   ; 1        ; 0            ; 11           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[7]  ; Y23   ; 1        ; 0            ; 11           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[8]  ; AD28  ; 1        ; 0            ; 14           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[9]  ; AD27  ; 1        ; 0            ; 14           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_ovr     ; W27   ; 1        ; 0            ; 23           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_rdy     ; AA22  ; 1        ; 0            ; 7            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[0]  ; U20   ; 1        ; 0            ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[10] ; Y25   ; 1        ; 0            ; 20           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[11] ; Y26   ; 1        ; 0            ; 20           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[12] ; V20   ; 1        ; 0            ; 17           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[13] ; V19   ; 1        ; 0            ; 17           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[1]  ; U19   ; 1        ; 0            ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[2]  ; W25   ; 1        ; 0            ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[3]  ; W26   ; 1        ; 0            ; 22           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[4]  ; U23   ; 1        ; 0            ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[5]  ; U24   ; 1        ; 0            ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[6]  ; Y27   ; 1        ; 0            ; 21           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[7]  ; Y28   ; 1        ; 0            ; 21           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[8]  ; U22   ; 1        ; 0            ; 18           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[9]  ; U21   ; 1        ; 0            ; 18           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_ovr     ; M20   ; 2        ; 0            ; 42           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_rdy     ; W28   ; 1        ; 0            ; 23           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[0]  ; K26   ; 2        ; 0            ; 41           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[10] ; L20   ; 2        ; 0            ; 45           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[11] ; L19   ; 2        ; 0            ; 45           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[12] ; H27   ; 2        ; 0            ; 44           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[13] ; H28   ; 2        ; 0            ; 44           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[1]  ; K25   ; 2        ; 0            ; 41           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[2]  ; M24   ; 2        ; 0            ; 43           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[3]  ; M23   ; 2        ; 0            ; 43           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[4]  ; J27   ; 2        ; 0            ; 42           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[5]  ; J28   ; 2        ; 0            ; 42           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[6]  ; M22   ; 2        ; 0            ; 44           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[7]  ; M21   ; 2        ; 0            ; 44           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[8]  ; J25   ; 2        ; 0            ; 43           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[9]  ; J26   ; 2        ; 0            ; 43           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_ovr     ; F28   ; 2        ; 0            ; 48           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_rdy     ; M19   ; 2        ; 0            ; 42           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[0]  ; J22   ; 2        ; 0            ; 49           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[10] ; H25   ; 2        ; 0            ; 45           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[11] ; H26   ; 2        ; 0            ; 45           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[12] ; L24   ; 2        ; 0            ; 46           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[13] ; L23   ; 2        ; 0            ; 46           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[1]  ; J21   ; 2        ; 0            ; 49           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[2]  ; G25   ; 2        ; 0            ; 47           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[3]  ; G26   ; 2        ; 0            ; 47           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[4]  ; K22   ; 2        ; 0            ; 48           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[5]  ; K21   ; 2        ; 0            ; 48           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[6]  ; G28   ; 2        ; 0            ; 46           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[7]  ; G27   ; 2        ; 0            ; 46           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[8]  ; L21   ; 2        ; 0            ; 47           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[9]  ; L22   ; 2        ; 0            ; 47           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_ovr     ; C28   ; 2        ; 0            ; 55           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_rdy     ; F27   ; 2        ; 0            ; 48           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[0]  ; H23   ; 2        ; 0            ; 53           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[10] ; F26   ; 2        ; 0            ; 49           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[11] ; F25   ; 2        ; 0            ; 49           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[12] ; K24   ; 2        ; 0            ; 50           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[13] ; K23   ; 2        ; 0            ; 50           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[1]  ; H24   ; 2        ; 0            ; 53           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[2]  ; D28   ; 2        ; 0            ; 51           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[3]  ; D27   ; 2        ; 0            ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[4]  ; H21   ; 2        ; 0            ; 52           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[5]  ; H22   ; 2        ; 0            ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[6]  ; E28   ; 2        ; 0            ; 50           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[7]  ; E27   ; 2        ; 0            ; 50           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[8]  ; J23   ; 2        ; 0            ; 51           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[9]  ; J24   ; 2        ; 0            ; 51           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_ovr     ; W21   ; 1        ; 0            ; 13           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_rdy     ; C27   ; 2        ; 0            ; 55           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; dip_sw3      ; K10   ; 4        ; 71           ; 62           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; dip_sw4      ; L11   ; 4        ; 63           ; 62           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; inclk        ; K17   ; 3        ; 41           ; 62           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_cmd     ; B5    ; 4        ; 93           ; 62           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_spare   ; B4    ; 4        ; 93           ; 62           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_sync    ; B3    ; 4        ; 95           ; 62           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; rst_n        ; AC9   ; 7        ; 69           ; 0            ; 3           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[0]   ; D5    ; 4        ; 93           ; 62           ; 5           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[1]   ; B6    ; 4        ; 87           ; 62           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[2]   ; C9    ; 4        ; 77           ; 62           ; 3           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[3]   ; D10   ; 4        ; 71           ; 62           ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; smb_nalert   ; G21   ; 3        ; 7            ; 62           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in1      ; F7    ; 4        ; 93           ; 62           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in2      ; F8    ; 4        ; 89           ; 62           ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in3      ; F9    ; 4        ; 77           ; 62           ; 4           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; adc1_clk          ; AB6   ; 6        ; 96           ; 8            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc1_clk(n)       ; AB5   ; 6        ; 96           ; 8            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc2_clk          ; AA8   ; 6        ; 96           ; 7            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc2_clk(n)       ; AA7   ; 6        ; 96           ; 7            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc3_clk          ; AA6   ; 6        ; 96           ; 10           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc3_clk(n)       ; AA5   ; 6        ; 96           ; 10           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc4_clk          ; Y5    ; 6        ; 96           ; 11           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc4_clk(n)       ; Y6    ; 6        ; 96           ; 11           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc5_clk          ; Y8    ; 6        ; 96           ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc5_clk(n)       ; Y7    ; 6        ; 96           ; 12           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc6_clk          ; V10   ; 6        ; 96           ; 17           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc6_clk(n)       ; V9    ; 6        ; 96           ; 17           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc7_clk          ; U8    ; 6        ; 96           ; 18           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc7_clk(n)       ; U7    ; 6        ; 96           ; 18           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc8_clk          ; U5    ; 6        ; 96           ; 19           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc8_clk(n)       ; U6    ; 6        ; 96           ; 19           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; bias_dac_ncs[0]   ; AH3   ; 7        ; 93           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[1]   ; V11   ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[2]   ; AA9   ; 7        ; 77           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[3]   ; AB9   ; 7        ; 79           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[4]   ; AH16  ; 8        ; 33           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[5]   ; AC24  ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[6]   ; AD24  ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[7]   ; AC22  ; 8        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[0]    ; N9    ; 5        ; 96           ; 38           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[10]   ; L4    ; 5        ; 96           ; 39           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[11]   ; N4    ; 5        ; 96           ; 41           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[12]   ; N3    ; 5        ; 96           ; 41           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[13]   ; K1    ; 5        ; 96           ; 40           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[1]    ; M3    ; 5        ; 96           ; 37           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[2]    ; M4    ; 5        ; 96           ; 37           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[3]    ; N5    ; 5        ; 96           ; 39           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[4]    ; N6    ; 5        ; 96           ; 39           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[5]    ; L1    ; 5        ; 96           ; 38           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[6]    ; L2    ; 5        ; 96           ; 38           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[7]    ; N7    ; 5        ; 96           ; 40           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[8]    ; N8    ; 5        ; 96           ; 40           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[9]    ; L3    ; 5        ; 96           ; 39           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[0]    ; C1    ; 5        ; 96           ; 55           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[10]   ; J6    ; 5        ; 96           ; 51           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[11]   ; F4    ; 5        ; 96           ; 49           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[12]   ; F3    ; 5        ; 96           ; 49           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[13]   ; K6    ; 5        ; 96           ; 50           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[1]    ; H5    ; 5        ; 96           ; 53           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[2]    ; H6    ; 5        ; 96           ; 53           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[3]    ; D2    ; 5        ; 96           ; 51           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[4]    ; D1    ; 5        ; 96           ; 51           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[5]    ; H7    ; 5        ; 96           ; 52           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[6]    ; H8    ; 5        ; 96           ; 52           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[7]    ; E2    ; 5        ; 96           ; 50           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[8]    ; E1    ; 5        ; 96           ; 50           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[9]    ; J5    ; 5        ; 96           ; 51           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[0]    ; F1    ; 5        ; 96           ; 48           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[10]   ; L8    ; 5        ; 96           ; 47           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[11]   ; H4    ; 5        ; 96           ; 45           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[12]   ; H3    ; 5        ; 96           ; 45           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[13]   ; L6    ; 5        ; 96           ; 46           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[1]    ; J8    ; 5        ; 96           ; 49           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[2]    ; J7    ; 5        ; 96           ; 49           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[3]    ; G3    ; 5        ; 96           ; 47           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[4]    ; G4    ; 5        ; 96           ; 47           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[5]    ; K8    ; 5        ; 96           ; 48           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[6]    ; K7    ; 5        ; 96           ; 48           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[7]    ; G2    ; 5        ; 96           ; 46           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[8]    ; G1    ; 5        ; 96           ; 46           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[9]    ; L7    ; 5        ; 96           ; 47           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[0]    ; M9    ; 5        ; 96           ; 42           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[10]   ; J4    ; 5        ; 96           ; 43           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[11]   ; L10   ; 5        ; 96           ; 45           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[12]   ; L9    ; 5        ; 96           ; 45           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[13]   ; H1    ; 5        ; 96           ; 44           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[1]    ; K4    ; 5        ; 96           ; 41           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[2]    ; K3    ; 5        ; 96           ; 41           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[3]    ; M6    ; 5        ; 96           ; 43           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[4]    ; M5    ; 5        ; 96           ; 43           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[5]    ; J1    ; 5        ; 96           ; 42           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[6]    ; J2    ; 5        ; 96           ; 42           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[7]    ; M8    ; 5        ; 96           ; 44           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[8]    ; M7    ; 5        ; 96           ; 44           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[9]    ; J3    ; 5        ; 96           ; 43           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[0]    ; AF12  ; 7        ; 65           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[10]   ; AG16  ; 8        ; 33           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[11]   ; AD17  ; 8        ; 31           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[12]   ; AE17  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[13]   ; AG17  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[1]    ; AE12  ; 7        ; 65           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[2]    ; AG13  ; 7        ; 63           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[3]    ; AD12  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[4]    ; AF13  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[5]    ; AE13  ; 7        ; 61           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[6]    ; AD13  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[7]    ; AE16  ; 8        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[8]    ; AF16  ; 8        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[9]    ; AD16  ; 8        ; 33           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[0]    ; AE5   ; 7        ; 95           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[10]   ; AD6   ; 7        ; 87           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[11]   ; AF7   ; 7        ; 82           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[12]   ; AH7   ; 7        ; 82           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[13]   ; AG7   ; 7        ; 82           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[1]    ; AG3   ; 7        ; 95           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[2]    ; AG5   ; 7        ; 93           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[3]    ; AG4   ; 7        ; 93           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[4]    ; AF4   ; 7        ; 91           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[5]    ; AH5   ; 7        ; 91           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[6]    ; AF5   ; 7        ; 91           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[7]    ; AE6   ; 7        ; 89           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[8]    ; AG6   ; 7        ; 89           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[9]    ; AH6   ; 7        ; 87           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[0]    ; AE18  ; 8        ; 29           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[10]   ; AE20  ; 8        ; 19           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[11]   ; AF21  ; 8        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[12]   ; AG21  ; 8        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[13]   ; AE21  ; 8        ; 17           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[1]    ; AD18  ; 8        ; 27           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[2]    ; AH19  ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[3]    ; AG19  ; 8        ; 25           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[4]    ; AF19  ; 8        ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[5]    ; AD19  ; 8        ; 25           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[6]    ; AE19  ; 8        ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[7]    ; AH20  ; 8        ; 23           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[8]    ; AH21  ; 8        ; 21           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[9]    ; AF20  ; 8        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[0]    ; AF8   ; 7        ; 79           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[10]   ; AE10  ; 7        ; 69           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[11]   ; AF11  ; 7        ; 69           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[12]   ; AE11  ; 7        ; 69           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[13]   ; AH11  ; 7        ; 67           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[1]    ; AD8   ; 7        ; 77           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[2]    ; AH9   ; 7        ; 77           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[3]    ; AH8   ; 7        ; 75           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[4]    ; AE9   ; 7        ; 75           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[5]    ; AF9   ; 7        ; 75           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[6]    ; AG9   ; 7        ; 75           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[7]    ; AD10  ; 7        ; 73           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[8]    ; AF10  ; 7        ; 71           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[9]    ; AH10  ; 7        ; 71           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[0]     ; N10   ; 5        ; 96           ; 38           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[1]     ; C2    ; 5        ; 96           ; 55           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[2]     ; F2    ; 5        ; 96           ; 48           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[3]     ; M10   ; 5        ; 96           ; 42           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[4]     ; AG12  ; 7        ; 67           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[5]     ; AH4   ; 7        ; 95           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[6]     ; AG18  ; 8        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[7]     ; AG8   ; 7        ; 79           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[0]        ; AE8   ; 7        ; 77           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[1]        ; Y10   ; 7        ; 71           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[2]        ; AB7   ; 7        ; 91           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[3]        ; AC5   ; 7        ; 95           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[4]        ; AG20  ; 8        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[5]        ; AB22  ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[6]        ; AB20  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[7]        ; AB18  ; 8        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[0]        ; AG10  ; 7        ; 71           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[1]        ; Y11   ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[2]        ; AB8   ; 7        ; 82           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[3]        ; AC6   ; 7        ; 93           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[4]        ; AE23  ; 8        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[5]        ; AE25  ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[6]        ; Y20   ; 8        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[7]        ; V18   ; 8        ; 35           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; grn_led           ; J20   ; 3        ; 19           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; lvds_txa          ; A4    ; 4        ; 95           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; lvds_txb          ; A3    ; 4        ; 95           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[0]         ; A11   ; 4        ; 69           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[10]        ; D11   ; 4        ; 67           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[11]        ; D13   ; 4        ; 61           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[12]        ; E13   ; 4        ; 61           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[13]        ; D12   ; 4        ; 65           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[14]        ; E12   ; 4        ; 63           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[15]        ; E10   ; 4        ; 73           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[16]        ; A9    ; 4        ; 75           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[17]        ; B9    ; 4        ; 75           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[18]        ; B8    ; 4        ; 75           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[19]        ; A8    ; 4        ; 75           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[1]         ; B11   ; 4        ; 67           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[20]        ; C8    ; 4        ; 79           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[21]        ; D8    ; 4        ; 79           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[22]        ; A7    ; 4        ; 82           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[23]        ; B7    ; 4        ; 87           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[24]        ; C7    ; 4        ; 82           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[25]        ; A6    ; 4        ; 89           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[26]        ; C6    ; 4        ; 82           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[27]        ; D6    ; 4        ; 87           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[28]        ; D9    ; 4        ; 77           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[29]        ; D7    ; 4        ; 82           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[2]         ; C11   ; 4        ; 69           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[30]        ; E8    ; 4        ; 77           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[31]        ; E6    ; 4        ; 89           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[3]         ; A10   ; 4        ; 71           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[4]         ; B10   ; 4        ; 69           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[5]         ; C12   ; 4        ; 65           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[6]         ; B12   ; 4        ; 67           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[7]         ; C13   ; 4        ; 63           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[8]         ; B13   ; 4        ; 63           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[9]         ; C10   ; 4        ; 71           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[0] ; AE7   ; 7        ; 87           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[1] ; Y9    ; 7        ; 73           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[2] ; AA10  ; 7        ; 71           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[3] ; AB12  ; 7        ; 65           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[4] ; AF18  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[5] ; AC23  ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[6] ; AB21  ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[7] ; AC20  ; 8        ; 23           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; red_led           ; H20   ; 3        ; 17           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; smb_clk           ; F17   ; 3        ; 29           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir1          ; G7    ; 4        ; 95           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir2          ; G9    ; 4        ; 82           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir3          ; H9    ; 4        ; 87           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out1          ; F11   ; 4        ; 71           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out2          ; G8    ; 4        ; 91           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out3          ; G12   ; 4        ; 71           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; wdog              ; A5    ; 4        ; 91           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ylw_led           ; H19   ; 3        ; 23           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; card_id  ; A16   ; 3        ; 33           ; 62           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; smb_data ; G22   ; 3        ; 7            ; 62           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 48 / 75 ( 64 % ) ; 3.3V          ; --           ;
; 2        ; 64 / 78 ( 82 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 70 ( 11 % )  ; 3.3V          ; --           ;
; 4        ; 54 / 74 ( 73 % ) ; 3.3V          ; --           ;
; 5        ; 60 / 78 ( 77 % ) ; 3.3V          ; --           ;
; 6        ; 16 / 75 ( 21 % ) ; 3.3V          ; --           ;
; 7        ; 55 / 74 ( 74 % ) ; 3.3V          ; --           ;
; 8        ; 55 / 71 ( 77 % ) ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
; 11       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 12       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                     ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; Termination ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; A2       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A3       ; 643        ; 4        ; lvds_txb                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A4       ; 641        ; 4        ; lvds_txa                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A5       ; 656        ; 4        ; wdog                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A6       ; 663        ; 4        ; mictor[25]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A7       ; 671        ; 4        ; mictor[22]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A8       ; 694        ; 4        ; mictor[19]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A9       ; 695        ; 4        ; mictor[16]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A10      ; 702        ; 4        ; mictor[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A11      ; 711        ; 4        ; mictor[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A12      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A13      ; 726        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A16      ; 785        ; 3        ; card_id                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A17      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A18      ; 798        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A19      ; 807        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A20      ; 820        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A21      ; 826        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A22      ; 840        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A23      ; 848        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A24      ; 857        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A25      ; 861        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A26      ; 872        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A27      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AA1      ; 503        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA2      ; 502        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA3      ; 498        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA4      ; 499        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA5      ; 463        ; 6        ; adc3_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA6      ; 464        ; 6        ; adc3_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA7      ; 450        ; 6        ; adc2_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA8      ; 451        ; 6        ; adc2_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA9      ; 393        ; 7        ; bias_dac_ncs[2]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA10     ; 372        ; 7        ; offset_dac_ncs[2]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA11     ; 356        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA12     ; 336        ; 7        ; ^VCCSEL                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA13     ;            ;          ; VCCG_PLL6                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AA14     ; 321        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA15     ; 320        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA16     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA17     ; 309        ; 8        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AA18     ; 304        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA19     ; 289        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA20     ; 275        ; 8        ; ~CRC_ERROR~              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; AA21     ; 188        ; 1        ; adc3_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA22     ; 189        ; 1        ; adc4_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA23     ; 175        ; 1        ; adc4_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA24     ; 176        ; 1        ; adc4_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA25     ; 140        ; 1        ; adc1_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA26     ; 141        ; 1        ; adc1_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA27     ; 137        ; 1        ; adc1_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA28     ; 136        ; 1        ; adc1_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB1      ; 495        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB2      ; 494        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB3      ; 490        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB4      ; 489        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB5      ; 454        ; 6        ; adc1_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AB6      ; 455        ; 6        ; adc1_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB7      ; 422        ; 7        ; dac_clk[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB8      ; 403        ; 7        ; dac_dat[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB9      ; 398        ; 7        ; bias_dac_ncs[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB10     ; 381        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB11     ; 362        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB12     ; 354        ; 7        ; offset_dac_ncs[3]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB13     ; 330        ; 7        ; ^nCE                     ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB14     ;            ;          ; GNDG_PLL6                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB15     ; 315        ; 8        ; ^MSEL2                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB16     ;            ; 12       ; VCC_PLL6_OUTB            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AB17     ; 310        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB18     ; 291        ; 8        ; dac_clk[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB19     ; 269        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB20     ; 236        ; 8        ; dac_clk[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB21     ; 228        ; 8        ; offset_dac_ncs[6]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB22     ; 210        ; 8        ; dac_clk[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB23     ; 184        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB24     ; 185        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB25     ; 150        ; 1        ; adc1_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB26     ; 149        ; 1        ; adc1_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB27     ; 145        ; 1        ; adc1_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB28     ; 144        ; 1        ; adc1_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC1      ; 486        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC2      ; 485        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC3      ; 442        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC4      ; 443        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC5      ; 435        ; 7        ; dac_clk[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC6      ; 431        ; 7        ; dac_dat[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC7      ; 417        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC8      ; 380        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC9      ; 365        ; 7        ; rst_n                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC10     ; 361        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC11     ; 344        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC12     ; 337        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC13     ; 331        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC14     ;            ; 11       ; VCC_PLL6_OUTA            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AC15     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC16     ; 313        ; 8        ; ^MSEL0                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC17     ; 311        ; 8        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AC18     ; 312        ; 8        ; PLL_ENA                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC19     ; 263        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC20     ; 261        ; 8        ; offset_dac_ncs[7]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC21     ; 262        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC22     ; 248        ; 8        ; bias_dac_ncs[7]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC23     ; 204        ; 8        ; offset_dac_ncs[5]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC24     ; 202        ; 8        ; bias_dac_ncs[5]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC25     ; 192        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC26     ; 193        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC27     ; 154        ; 1        ; adc4_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC28     ; 153        ; 1        ; adc4_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD1      ; 482        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD2      ; 481        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD3      ; 446        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD4      ; 447        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD5      ; 411        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD6      ; 408        ; 7        ; dac_FB6_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD7      ; 425        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD8      ; 392        ; 7        ; dac_FB8_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD9      ; 400        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD10     ; 377        ; 7        ; dac_FB8_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD11     ; 338        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD11     ; 369        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD12     ; 347        ; 7        ; dac_FB5_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD13     ; 341        ; 7        ; dac_FB5_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD14     ; 328        ; 7        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AD15     ; 325        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD16     ; 294        ; 8        ; dac_FB5_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD17     ; 288        ; 8        ; dac_FB5_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD18     ; 274        ; 8        ; dac_FB7_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD19     ; 265        ; 8        ; dac_FB7_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD20     ; 245        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD21     ; 242        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD22     ; 214        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD23     ; 225        ; 8        ; adc2_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD24     ; 221        ; 8        ; bias_dac_ncs[6]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD25     ; 196        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD26     ; 197        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD27     ; 158        ; 1        ; adc4_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD28     ; 157        ; 1        ; adc4_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE1      ; 478        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE2      ; 477        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE3      ; 458        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE4      ; 420        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE5      ; 434        ; 7        ; dac_FB6_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE6      ; 416        ; 7        ; dac_FB6_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE7      ; 410        ; 7        ; offset_dac_ncs[0]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE8      ; 390        ; 7        ; dac_clk[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE9      ; 384        ; 7        ; dac_FB8_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE10     ; 368        ; 7        ; dac_FB8_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE11     ; 364        ; 7        ; dac_FB8_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE12     ; 353        ; 7        ; dac_FB5_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE13     ; 343        ; 7        ; dac_FB5_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE14     ; 329        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE15     ; 324        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE16     ; 298        ; 8        ; dac_FB5_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE17     ; 286        ; 8        ; dac_FB5_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE18     ; 281        ; 8        ; dac_FB7_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE19     ; 264        ; 8        ; dac_FB7_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE20     ; 251        ; 8        ; dac_FB7_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE21     ; 244        ; 8        ; dac_FB7_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE22     ; 231        ; 8        ; adc2_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE23     ; 233        ; 8        ; dac_dat[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE24     ; 218        ; 8        ; adc2_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE25     ; 217        ; 8        ; dac_dat[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE26     ; 181        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE27     ; 162        ; 1        ; adc4_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE28     ; 161        ; 1        ; adc4_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF1      ; 457        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF2      ; 456        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF3      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF4      ; 423        ; 7        ; dac_FB6_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF5      ; 419        ; 7        ; dac_FB6_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF6      ; 405        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF7      ; 406        ; 7        ; dac_FB6_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF8      ; 394        ; 7        ; dac_FB8_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF9      ; 383        ; 7        ; dac_FB8_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF10     ; 375        ; 7        ; dac_FB8_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF11     ; 366        ; 7        ; dac_FB8_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF12     ; 355        ; 7        ; dac_FB5_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF13     ; 345        ; 7        ; dac_FB5_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF14     ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF15     ; 319        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF16     ; 296        ; 8        ; dac_FB5_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF17     ; 282        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF18     ; 272        ; 8        ; offset_dac_ncs[4]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF19     ; 266        ; 8        ; dac_FB7_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF20     ; 255        ; 8        ; dac_FB7_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF21     ; 249        ; 8        ; dac_FB7_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF22     ; 235        ; 8        ; adc2_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF23     ; 227        ; 8        ; adc2_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF24     ; 213        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF25     ; 211        ; 8        ; adc2_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF26     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF27     ; 183        ; 1        ; adc4_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF28     ; 182        ; 1        ; adc4_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AG1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG3      ; 432        ; 7        ; dac_FB6_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG4      ; 426        ; 7        ; dac_FB6_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG5      ; 428        ; 7        ; dac_FB6_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG6      ; 414        ; 7        ; dac_FB6_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG7      ; 402        ; 7        ; dac_FB6_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG8      ; 396        ; 7        ; dac_FB_clk[7]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG9      ; 382        ; 7        ; dac_FB8_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG10     ; 371        ; 7        ; dac_dat[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG11     ; 360        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG12     ; 357        ; 7        ; dac_FB_clk[4]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG13     ; 349        ; 7        ; dac_FB5_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AG15     ; 318        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG16     ; 290        ; 8        ; dac_FB5_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG17     ; 284        ; 8        ; dac_FB5_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG18     ; 279        ; 8        ; dac_FB_clk[6]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG19     ; 268        ; 8        ; dac_FB7_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG20     ; 253        ; 8        ; dac_clk[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG21     ; 247        ; 8        ; dac_FB7_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG22     ; 234        ; 8        ; adc1_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG23     ; 223        ; 8        ; adc2_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG24     ; 216        ; 8        ; adc2_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG25     ; 207        ; 8        ; adc2_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 8        ; adc2_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG27     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG28     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH2      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH3      ; 430        ; 7        ; bias_dac_ncs[0]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH4      ; 436        ; 7        ; dac_FB_clk[5]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH5      ; 421        ; 7        ; dac_FB6_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH6      ; 412        ; 7        ; dac_FB6_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH7      ; 404        ; 7        ; dac_FB6_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH8      ; 386        ; 7        ; dac_FB8_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH9      ; 388        ; 7        ; dac_FB8_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH10     ; 373        ; 7        ; dac_FB8_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH11     ; 358        ; 7        ; dac_FB8_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH12     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH13     ; 351        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AH14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH15     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH16     ; 292        ; 8        ; bias_dac_ncs[4]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH17     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH18     ; 276        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AH18     ; 307        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AH19     ; 270        ; 8        ; dac_FB7_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH20     ; 259        ; 8        ; dac_FB7_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH21     ; 257        ; 8        ; dac_FB7_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH22     ; 237        ; 8        ; adc2_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH23     ; 229        ; 8        ; adc2_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH24     ; 220        ; 8        ; adc2_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH25     ; 209        ; 8        ; adc2_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH26     ; 205        ; 8        ; adc2_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH27     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B3       ; 645        ; 4        ; lvds_sync                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B4       ; 651        ; 4        ; lvds_spare               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B5       ; 649        ; 4        ; lvds_cmd                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B6       ; 667        ; 4        ; slot_id[1]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B7       ; 665        ; 4        ; mictor[23]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B8       ; 693        ; 4        ; mictor[18]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B9       ; 691        ; 4        ; mictor[17]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B10      ; 709        ; 4        ; mictor[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B11      ; 717        ; 4        ; mictor[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B12      ; 720        ; 4        ; mictor[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B13      ; 728        ; 4        ; mictor[8]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B14      ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B15      ; 759        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B16      ; 787        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B17      ; 793        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B18      ; 805        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B19      ; 809        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B20      ; 818        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B21      ; 828        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B22      ; 843        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B23      ; 854        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B24      ; 868        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B25      ; 870        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B26      ; 874        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B27      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B28      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; C1       ; 626        ; 5        ; dac_FB2_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C2       ; 627        ; 5        ; dac_FB_clk[1]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C4       ; 654        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C5       ; 658        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C6       ; 675        ; 4        ; mictor[26]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C7       ; 672        ; 4        ; mictor[24]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C8       ; 683        ; 4        ; mictor[20]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C9       ; 687        ; 4        ; slot_id[2]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C10      ; 704        ; 4        ; mictor[9]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C11      ; 713        ; 4        ; mictor[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C12      ; 722        ; 4        ; mictor[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C13      ; 732        ; 4        ; mictor[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C14      ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C15      ; 758        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C16      ; 781        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C17      ; 795        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C18      ; 796        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C19      ; 811        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C20      ; 822        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C21      ; 830        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C22      ; 842        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C23      ; 850        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C24      ; 864        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C25      ; 859        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C26      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C27      ; 12         ; 2        ; adc8_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C28      ; 13         ; 2        ; adc7_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D1       ; 609        ; 5        ; dac_FB2_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D2       ; 610        ; 5        ; dac_FB2_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D3       ; 628        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D4       ; 629        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D5       ; 647        ; 4        ; slot_id[0]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D6       ; 669        ; 4        ; mictor[27]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D7       ; 673        ; 4        ; mictor[29]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D8       ; 681        ; 4        ; mictor[21]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D9       ; 689        ; 4        ; mictor[28]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D10      ; 706        ; 4        ; slot_id[3]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D11      ; 719        ; 4        ; mictor[10]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D12      ; 724        ; 4        ; mictor[13]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D13      ; 734        ; 4        ; mictor[11]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D14      ;            ;          ; VCCG_PLL5                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; D15      ; 753        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D16      ; 779        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D17      ; 791        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D18      ; 803        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D19      ; 813        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D20      ; 824        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D21      ; 833        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D22      ; 846        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D23      ; 844        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D24      ; 866        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D25      ; 6          ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D26      ; 7          ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D27      ; 29         ; 2        ; adc8_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D28      ; 30         ; 2        ; adc8_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E1       ; 605        ; 5        ; dac_FB2_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E2       ; 606        ; 5        ; dac_FB2_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E3       ; 632        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E4       ; 633        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E5       ; 623        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E6       ; 661        ; 4        ; mictor[31]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E7       ; 652        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E8       ; 685        ; 4        ; mictor[30]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E9       ; 677        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E10      ; 700        ; 4        ; mictor[15]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E11      ; 708        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E11      ; 739        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E12      ; 730        ; 4        ; mictor[14]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E13      ; 736        ; 4        ; mictor[12]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E14      ;            ;          ; GNDG_PLL5                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E15      ; 752        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E16      ; 783        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E17      ; 789        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E18      ; 770        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E18      ; 801        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E19      ; 812        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E20      ; 832        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E21      ; 835        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E22      ; 863        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E23      ; 852        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E24      ; 16         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E25      ; 10         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E26      ; 11         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E27      ; 33         ; 2        ; adc8_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E28      ; 34         ; 2        ; adc8_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F1       ; 597        ; 5        ; dac_FB3_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F2       ; 598        ; 5        ; dac_FB_clk[2]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F3       ; 601        ; 5        ; dac_FB2_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F4       ; 602        ; 5        ; dac_FB2_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F5       ; 625        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F6       ; 624        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F7       ; 648        ; 4        ; ttl_in1                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F8       ; 660        ; 4        ; ttl_in2                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F9       ; 684        ; 4        ; ttl_in3                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F10      ; 697        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F11      ; 703        ; 4        ; ttl_out1                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F12      ; 733        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F13      ; 740        ; 4        ; #TMS                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; F15      ;            ; 9        ; VCC_PLL5_OUTA            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; F16      ; 764        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F17      ; 797        ; 3        ; smb_clk                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F18      ; 841        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F19      ; 814        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F20      ; 847        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F21      ; 867        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F22      ; 873        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F23      ; 15         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F24      ; 14         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F25      ; 37         ; 2        ; adc8_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F26      ; 38         ; 2        ; adc8_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F27      ; 41         ; 2        ; adc7_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F28      ; 42         ; 2        ; adc6_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G1       ; 588        ; 5        ; dac_FB3_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G2       ; 589        ; 5        ; dac_FB3_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G3       ; 594        ; 5        ; dac_FB3_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G4       ; 593        ; 5        ; dac_FB3_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G5       ; 619        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G6       ; 620        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G7       ; 642        ; 4        ; ttl_dir1                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G8       ; 655        ; 4        ; ttl_out2                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G9       ; 674        ; 4        ; ttl_dir2                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G10      ; 696        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G11      ; 716        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G12      ; 707        ; 4        ; ttl_out3                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G13      ; 746        ; 4        ; #TDI                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G14      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G16      ;            ; 10       ; VCC_PLL5_OUTB            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; G17      ; 765        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G18      ; 802        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G19      ; 815        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G20      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G21      ; 853        ; 3        ; smb_nalert               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G22      ; 856        ; 3        ; smb_data                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G23      ; 19         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G24      ; 20         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G25      ; 46         ; 2        ; adc7_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G26      ; 45         ; 2        ; adc7_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G27      ; 50         ; 2        ; adc7_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G28      ; 51         ; 2        ; adc7_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H1       ; 580        ; 5        ; dac_FB4_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H2       ; 581        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; H3       ; 584        ; 5        ; dac_FB3_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H4       ; 585        ; 5        ; dac_FB3_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H5       ; 616        ; 5        ; dac_FB2_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H6       ; 615        ; 5        ; dac_FB2_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H7       ; 612        ; 5        ; dac_FB2_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H8       ; 611        ; 5        ; dac_FB2_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H9       ; 668        ; 4        ; ttl_dir3                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H10      ; 692        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H11      ; 715        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H12      ; 727        ; 4        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; H13      ; 747        ; 4        ; #TDO                     ; output ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H14      ; 756        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H15      ; 757        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H17      ; 773        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H18      ; 788        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H19      ; 817        ; 3        ; ylw_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H20      ; 836        ; 3        ; red_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H21      ; 28         ; 2        ; adc8_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H22      ; 27         ; 2        ; adc8_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H23      ; 24         ; 2        ; adc8_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H24      ; 23         ; 2        ; adc8_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H25      ; 55         ; 2        ; adc7_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H26      ; 54         ; 2        ; adc7_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H27      ; 58         ; 2        ; adc6_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H28      ; 59         ; 2        ; adc6_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J1       ; 572        ; 5        ; dac_FB4_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J2       ; 573        ; 5        ; dac_FB4_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J3       ; 576        ; 5        ; dac_FB4_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J4       ; 577        ; 5        ; dac_FB4_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J5       ; 608        ; 5        ; dac_FB2_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J6       ; 607        ; 5        ; dac_FB2_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J7       ; 599        ; 5        ; dac_FB3_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J8       ; 600        ; 5        ; dac_FB3_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J9       ; 657        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J10      ; 698        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J11      ; 714        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J12      ; 738        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J13      ; 748        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J14      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J15      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J16      ; 761        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J17      ; 767        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J18      ; 799        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J19      ; 808        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J20      ; 831        ; 3        ; grn_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; J21      ; 39         ; 2        ; adc7_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J22      ; 40         ; 2        ; adc7_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J23      ; 32         ; 2        ; adc8_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J24      ; 31         ; 2        ; adc8_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J25      ; 62         ; 2        ; adc6_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J26      ; 63         ; 2        ; adc6_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J27      ; 66         ; 2        ; adc6_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J28      ; 67         ; 2        ; adc6_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K1       ; 564        ; 5        ; dac_FB1_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K2       ; 565        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K3       ; 569        ; 5        ; dac_FB4_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K4       ; 568        ; 5        ; dac_FB4_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K5       ; 603        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K6       ; 604        ; 5        ; dac_FB2_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K7       ; 595        ; 5        ; dac_FB3_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K8       ; 596        ; 5        ; dac_FB3_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K9       ; 590        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K10      ; 705        ; 4        ; dip_sw3                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K11      ; 721        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K12      ; 742        ; 4        ; #TCK                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; K13      ; 749        ; 4        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; K14      ; 754        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K15      ; 755        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K16      ; 760        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K17      ; 766        ; 3        ; inclk                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K18      ; 782        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K19      ; 800        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K20      ; 49         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K21      ; 43         ; 2        ; adc7_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K22      ; 44         ; 2        ; adc7_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K23      ; 35         ; 2        ; adc8_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K24      ; 36         ; 2        ; adc8_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K25      ; 71         ; 2        ; adc6_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K26      ; 70         ; 2        ; adc6_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K27      ; 74         ; 2        ; adc3_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K28      ; 75         ; 2        ; adc3_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L1       ; 555        ; 5        ; dac_FB1_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L2       ; 556        ; 5        ; dac_FB1_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L3       ; 560        ; 5        ; dac_FB1_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L4       ; 561        ; 5        ; dac_FB1_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L5       ; 586        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; L6       ; 587        ; 5        ; dac_FB3_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L7       ; 592        ; 5        ; dac_FB3_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L8       ; 591        ; 5        ; dac_FB3_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L9       ; 583        ; 5        ; dac_FB4_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L10      ; 582        ; 5        ; dac_FB4_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L11      ; 731        ; 4        ; dip_sw4                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; L12      ; 741        ; 4        ; #TRST                    ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L13      ; 750        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L16      ; 763        ; 3        ; ^nCONFIG                 ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L17      ; 769        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L18      ; 778        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L19      ; 57         ; 2        ; adc6_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L20      ; 56         ; 2        ; adc6_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L21      ; 48         ; 2        ; adc7_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L22      ; 47         ; 2        ; adc7_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L23      ; 52         ; 2        ; adc7_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L24      ; 53         ; 2        ; adc7_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L25      ; 78         ; 2        ; adc3_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L26      ; 79         ; 2        ; adc3_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L27      ; 83         ; 2        ; adc3_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L28      ; 84         ; 2        ; adc3_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; M2       ; 547        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M3       ; 551        ; 5        ; dac_FB1_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M4       ; 552        ; 5        ; dac_FB1_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M5       ; 575        ; 5        ; dac_FB4_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M6       ; 574        ; 5        ; dac_FB4_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M7       ; 579        ; 5        ; dac_FB4_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M8       ; 578        ; 5        ; dac_FB4_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M9       ; 571        ; 5        ; dac_FB4_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M10      ; 570        ; 5        ; dac_FB_clk[3]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M11      ; 737        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M12      ; 743        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M13      ; 751        ; 4        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M16      ; 762        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M17      ; 768        ; 3        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M18      ; 792        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M19      ; 69         ; 2        ; adc6_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M20      ; 68         ; 2        ; adc5_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M21      ; 61         ; 2        ; adc6_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M22      ; 60         ; 2        ; adc6_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M23      ; 65         ; 2        ; adc6_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M24      ; 64         ; 2        ; adc6_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M25      ; 87         ; 2        ; adc3_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M26      ; 88         ; 2        ; adc3_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M27      ; 91         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M28      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; N1       ; 548        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; N2       ; 544        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N3       ; 567        ; 5        ; dac_FB1_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N4       ; 566        ; 5        ; dac_FB1_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N5       ; 558        ; 5        ; dac_FB1_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N6       ; 559        ; 5        ; dac_FB1_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N7       ; 562        ; 5        ; dac_FB1_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N8       ; 563        ; 5        ; dac_FB1_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N9       ; 554        ; 5        ; dac_FB1_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N10      ; 553        ; 5        ; dac_FB_clk[0]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N19      ; 86         ; 2        ; adc3_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N20      ; 85         ; 2        ; adc2_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N21      ; 81         ; 2        ; adc3_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N22      ; 80         ; 2        ; adc3_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N23      ; 77         ; 2        ; adc3_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N24      ; 76         ; 2        ; adc3_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N25      ; 73         ; 2        ; adc3_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N26      ; 72         ; 2        ; adc3_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N27      ; 95         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N28      ; 92         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P2       ; 543        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P3       ; 542        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P4       ; 541        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P7       ;            ;          ; GNDG_PLL4                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCG_PLL4                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P9       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P10      ; 557        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P19      ; 82         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P20      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P21      ;            ;          ; VCCG_PLL1                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P22      ;            ;          ; GNDG_PLL1                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P23      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P24      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P25      ; 98         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P26      ; 97         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P27      ; 96         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R2       ; 540        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R3       ; 537        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R4       ; 538        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R6       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R7       ;            ;          ; GNDG_PLL3                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCG_PLL3                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R9       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R10      ; 524        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R19      ; 115        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R21      ;            ;          ; VCCG_PLL2                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R22      ;            ;          ; GNDG_PLL2                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R23      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R24      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R25      ; 101        ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R26      ; 102        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R27      ; 99         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R28      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T1       ; 536        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T2       ; 539        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T3       ; 521        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T4       ; 520        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T5       ; 509        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T6       ; 508        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T7       ; 516        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T8       ; 517        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T9       ; 513        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T10      ; 512        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T19      ; 122        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T20      ; 123        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T21      ; 118        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T22      ; 119        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T23      ; 126        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T24      ; 127        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T25      ; 131        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T26      ; 130        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T27      ; 100        ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T28      ; 103        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; U2       ; 535        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U3       ; 532        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U4       ; 531        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U5       ; 501        ; 6        ; adc8_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U6       ; 500        ; 6        ; adc8_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U7       ; 496        ; 6        ; adc7_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U8       ; 497        ; 6        ; adc7_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U9       ; 504        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U10      ; 505        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U12      ; 459        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U18      ; 180        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U19      ; 134        ; 1        ; adc5_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U20      ; 135        ; 1        ; adc5_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U21      ; 142        ; 1        ; adc5_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U22      ; 143        ; 1        ; adc5_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U23      ; 139        ; 1        ; adc5_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U24      ; 138        ; 1        ; adc5_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U25      ; 108        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U26      ; 107        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U27      ; 104        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U28      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; V1       ; 527        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V2       ; 528        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V3       ; 523        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V4       ; 522        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V5       ; 488        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V6       ; 487        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V7       ; 484        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V8       ; 483        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V9       ; 492        ; 6        ; adc6_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; V10      ; 493        ; 6        ; adc6_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V11      ; 342        ; 7        ; bias_dac_ncs[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V18      ; 300        ; 8        ; dac_dat[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V19      ; 146        ; 1        ; adc5_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V20      ; 147        ; 1        ; adc5_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V21      ; 156        ; 1        ; adc1_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V22      ; 155        ; 1        ; adc1_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V23      ; 152        ; 1        ; adc1_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V24      ; 151        ; 1        ; adc1_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V25      ; 117        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V26      ; 116        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V27      ; 111        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V28      ; 112        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W1       ; 519        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W2       ; 518        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W3       ; 515        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W4       ; 514        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W5       ; 479        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W6       ; 480        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W7       ; 475        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W8       ; 476        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W9       ; 491        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W10      ; 350        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W11      ; 339        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W12      ; 334        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W13      ; 326        ; 7        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; W14      ; 323        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W15      ; 322        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W16      ; 317        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W17      ; 314        ; 8        ; ^MSEL1                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; W18      ; 299        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W19      ; 278        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W20      ; 148        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W21      ; 163        ; 1        ; adc8_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W22      ; 164        ; 1        ; adc1_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W23      ; 159        ; 1        ; adc1_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W24      ; 160        ; 1        ; adc1_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W25      ; 125        ; 1        ; adc5_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W26      ; 124        ; 1        ; adc5_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W27      ; 121        ; 1        ; adc4_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W28      ; 120        ; 1        ; adc5_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y1       ; 511        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y2       ; 510        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y3       ; 507        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y4       ; 506        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y5       ; 468        ; 6        ; adc4_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y6       ; 467        ; 6        ; adc4_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y7       ; 471        ; 6        ; adc5_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y8       ; 472        ; 6        ; adc5_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y9       ; 378        ; 7        ; offset_dac_ncs[1]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y10      ; 370        ; 7        ; dac_clk[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y11      ; 346        ; 7        ; dac_dat[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y12      ; 335        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; Y13      ; 327        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y14      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y15      ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y16      ; 316        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y17      ; 308        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y18      ; 295        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y19      ; 277        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y20      ; 241        ; 8        ; dac_dat[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y21      ; 167        ; 1        ; adc4_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y22      ; 168        ; 1        ; adc4_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y23      ; 172        ; 1        ; adc4_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y24      ; 171        ; 1        ; adc4_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y25      ; 133        ; 1        ; adc5_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y26      ; 132        ; 1        ; adc5_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y27      ; 129        ; 1        ; adc5_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y28      ; 128        ; 1        ; adc5_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------+
; PLL Summary                                                               ;
+-----------------------------+---------------------------------------------+
; Name                        ; rc_pll:i_rc_pll|altpll:altpll_component|pll ;
+-----------------------------+---------------------------------------------+
; PLL type                    ; Enhanced                                    ;
; Scan chain                  ; None                                        ;
; PLL mode                    ; Normal                                      ;
; Feedback source             ; --                                          ;
; Compensate clock            ; clock0                                      ;
; Switchover on loss of clock ; --                                          ;
; Switchover counter          ; --                                          ;
; Primary clock               ; inclk0                                      ;
; Input frequency 0           ; 25.0 MHz                                    ;
; Input frequency 1           ; --                                          ;
; Nominal PFD frequency       ; 25.0 MHz                                    ;
; Nominal VCO frequency       ; 599.9 MHz                                   ;
; Freq min lock               ; 12.5 MHz                                    ;
; Freq max lock               ; 33.33 MHz                                   ;
; Clock Offset                ; 0 ps                                        ;
; M VCO Tap                   ; 0                                           ;
; M Initial                   ; 1                                           ;
; M value                     ; 24                                          ;
; N value                     ; 1                                           ;
; M counter delay             ; 0 ps                                        ;
; N counter delay             ; 0 ps                                        ;
; M2 value                    ; --                                          ;
; N2 value                    ; --                                          ;
; SS counter                  ; --                                          ;
; Downspread                  ; --                                          ;
; Spread frequency            ; --                                          ;
; Charge pump current         ; 50 uA                                       ;
; Loop filter resistance      ; 1.021000 KOhm                               ;
; Loop filter capacitance     ; 10 pF                                       ;
; Freq zero                   ; 0.240 MHz                                   ;
; Bandwidth                   ; 550 KHz                                     ;
; Freq pole                   ; 15.844 MHz                                  ;
; enable0 counter             ; --                                          ;
; enable1 counter             ; --                                          ;
; Real time reconfigurable    ; Off                                         ;
; Scan chain MIF file         ; --                                          ;
; Preserve counter order      ; Off                                         ;
; PLL location                ; PLL_5                                       ;
; Inclk0 signal               ; inclk                                       ;
; Inclk1 signal               ; --                                          ;
; Inclk0 signal type          ; Dedicated Pin                               ;
; Inclk1 signal type          ; --                                          ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                     ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0 ; clock0       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G3      ; 0 ps          ; 12            ; 6/6 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2 ; clock2       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G1      ; 0 ps          ; 6             ; 3/3 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3 ; clock3       ; 1    ; 2   ; 12.5 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G2      ; 0 ps          ; 48            ; 24/24 Even ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4 ; clock4       ; 2    ; 1   ; 50.0 MHz         ; 180 (10000 ps) ; 0 ps  ; 50/50      ; G0      ; 0 ps          ; 12            ; 6/6 Even   ; 7       ; 0       ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS                     ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 10 pF ; Not Available                      ;
; 1.8 V                            ; 10 pF ; Not Available                      ;
; 1.5 V                            ; 10 pF ; Not Available                      ;
; GTL                              ; 30 pF ; 25 Ohm (Parallel)                  ;
; GTL+                             ; 30 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 8 pF  ; 25 Ohm (Parallel)                  ;
; Compact PCI                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; AGP 1X                           ; 10 pF ; Not Available                      ;
; AGP 2X                           ; 10 pF ; Not Available                      ;
; CTT                              ; 30 pF ; 50 Ohm (Parallel)                  ;
; SSTL-3 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; LVDS                             ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 4 pF  ; 100 Ohm (Differential)             ;
; 3.3-V PCML                       ; 4 pF  ; 50 Ohm (Parallel)                  ;
; HyperTransport                   ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential 1.5-V HSTL Class I  ; 20 pF ; (See 1.5-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class I  ; 20 pF ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 20 pF ; (See 1.8-V HSTL Class II)          ;
; Differential SSTL-2              ; 30 pF ; (See SSTL-2)                       ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                            ; Logic Cells ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |readout_card                                                         ; 21205 (385) ; 13895        ; 848896      ; 356   ; 183  ; 0      ; 76           ; 0       ; 2         ; 9         ; 358  ; 0            ; 7310 (385)   ; 2322 (0)          ; 11573 (0)        ; 5254 (0)        ; 4228 (56)  ; |readout_card                                                                                                                                                                                                                                                            ; work         ;
;    |all_cards:i_all_cards|                                            ; 291 (10)    ; 256          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (10)      ; 27 (0)            ; 229 (0)          ; 0 (0)           ; 116 (116)  ; |readout_card|all_cards:i_all_cards                                                                                                                                                                                                                                      ; work         ;
;       |reg:\i_all_cards_bank:10:all_cards_reg|                        ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 29 (29)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:10:all_cards_reg                                                                                                                                                                                               ; work         ;
;       |reg:\i_all_cards_bank:3:all_cards_reg|                         ; 36 (36)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:3:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:4:all_cards_reg|                         ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:4:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:5:all_cards_reg|                         ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:5:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:6:all_cards_reg|                         ; 36 (36)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:7:all_cards_reg|                         ; 32 (32)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:7:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:8:all_cards_reg|                         ; 37 (37)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:8:all_cards_reg                                                                                                                                                                                                ; work         ;
;       |reg:\i_all_cards_bank:9:all_cards_reg|                         ; 38 (38)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 0 (0)      ; |readout_card|all_cards:i_all_cards|reg:\i_all_cards_bank:9:all_cards_reg                                                                                                                                                                                                ; work         ;
;    |dispatch:i_dispatch|                                              ; 991 (156)   ; 389          ; 66560       ; 4     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 602 (150)    ; 13 (0)            ; 376 (6)          ; 190 (0)         ; 237 (10)   ; |readout_card|dispatch:i_dispatch                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:buf|                                                ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf                                                                                                                                                                                                                         ; work         ;
;          |altsyncram_4kl3:auto_generated|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf|altsyncram_4kl3:auto_generated                                                                                                                                                                                          ; work         ;
;       |dispatch_cmd_receive:receiver|                                 ; 313 (48)    ; 154          ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 159 (41)     ; 13 (0)            ; 141 (7)          ; 54 (11)         ; 76 (28)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver                                                                                                                                                                                                          ; work         ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                                                                              ; work         ;
;          |lvds_rx:cmd_rx|                                             ; 82 (7)      ; 75           ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 75 (6)           ; 32 (0)          ; 5 (3)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                           ; work         ;
;             |binary_counter:sample_counter|                           ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                                                                             ; work         ;
;             |dcfifo:data_buffer|                                      ; 31 (0)      ; 25           ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                                                                                        ; work         ;
;                |dcfifo_4202:auto_generated|                           ; 31 (0)      ; 25           ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated                                                                                                                                             ; work         ;
;                   |alt_sync_fifo_aem:sync_fifo|                       ; 31 (24)     ; 25           ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (4)        ; 0 (0)             ; 25 (20)          ; 24 (17)         ; 2 (2)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo                                                                                                                 ; work         ;
;                      |add_sub_pf8:add_sub2|                           ; 2 (2)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 2 (2)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2                                                                                            ; work         ;
;                      |cntr_aua:cntr1|                                 ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1                                                                                                  ; work         ;
;                      |dpram_k441:dpram4|                              ; 0 (0)       ; 0            ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_k441:dpram4                                                                                               ; work         ;
;                         |altsyncram_tqh1:altsyncram14|                ; 0 (0)       ; 0            ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_k441:dpram4|altsyncram_tqh1:altsyncram14                                                                  ; work         ;
;             |shift_reg:rx_buffer|                                     ; 33 (33)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                                                                       ; work         ;
;             |shift_reg:rx_sample|                                     ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                                                                       ; work         ;
;          |parallel_crc:crc_calc|                                      ; 130 (130)   ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 43 (43)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                                                                    ; work         ;
;          |reg:hdr0|                                                   ; 21 (21)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 8 (8)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                                                                                 ; work         ;
;          |reg:hdr1|                                                   ; 21 (21)     ; 16           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                                                                                 ; work         ;
;       |dispatch_reply_transmit:transmitter|                           ; 388 (111)   ; 135          ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 253 (105)    ; 0 (0)             ; 135 (6)          ; 78 (20)         ; 97 (57)    ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter                                                                                                                                                                                                    ; work         ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                                                                        ; work         ;
;          |lvds_tx:reply_tx|                                           ; 70 (8)      ; 54           ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (4)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 8 (4)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                                                                                   ; work         ;
;             |counter:bit_counter|                                     ; 15 (15)     ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter                                                                                                                                                               ; work         ;
;             |fifo:data_buffer|                                        ; 13 (5)      ; 9            ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 4 (4)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer                                                                                                                                                                  ; work         ;
;                |altsyncram:fifo_storage|                              ; 0 (0)       ; 0            ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                          ; work         ;
;                   |altsyncram_kpb1:auto_generated|                    ; 0 (0)       ; 0            ; 512         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_kpb1:auto_generated                                                                                                           ; work         ;
;                |lpm_counter:read_pointer|                             ; 4 (0)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                         ; work         ;
;                   |cntr_gvi:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                                                                                                 ; work         ;
;                |lpm_counter:write_pointer|                            ; 4 (0)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                        ; work         ;
;                   |cntr_gvi:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                                                                                                ; work         ;
;             |shift_reg:tx_buffer|                                     ; 34 (34)     ; 34           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer                                                                                                                                                               ; work         ;
;          |parallel_crc:crc_calc|                                      ; 196 (196)   ; 64           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 132 (132)    ; 0 (0)             ; 64 (64)          ; 32 (32)         ; 32 (32)    ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                                                                              ; work         ;
;       |dispatch_wishbone:wishbone|                                    ; 92 (39)     ; 52           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (34)      ; 0 (0)             ; 52 (5)           ; 58 (11)         ; 54 (50)    ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone                                                                                                                                                                                                             ; work         ;
;          |binary_counter:addr_gen|                                    ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen                                                                                                                                                                                     ; work         ;
;          |us_timer:wdt|                                               ; 42 (42)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 4 (4)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                                ; work         ;
;       |reg:hdr0|                                                      ; 24 (24)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr0                                                                                                                                                                                                                               ; work         ;
;       |reg:hdr1|                                                      ; 18 (18)     ; 18           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr1                                                                                                                                                                                                                               ; work         ;
;    |flux_loop:i_flux_loop|                                            ; 18265 (0)   ; 12622        ; 782336      ; 352   ; 167  ; 0      ; 68           ; 0       ; 2         ; 8         ; 0    ; 0            ; 5643 (0)     ; 2246 (0)          ; 10376 (0)        ; 4577 (0)        ; 3556 (0)   ; |readout_card|flux_loop:i_flux_loop                                                                                                                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch0|                           ; 1684 (0)    ; 1305         ; 91136       ; 32    ; 19   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 379 (0)      ; 197 (0)           ; 1108 (0)         ; 555 (0)         ; 385 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 255 (0)     ; 167          ; 77824       ; 12    ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 88 (0)       ; 0 (0)             ; 167 (0)          ; 129 (0)         ; 70 (26)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 10 (10)     ; 10           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 8 (8)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 64 (64)     ; 44           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 44 (44)          ; 20 (20)         ; 32 (32)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 160 (160)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1337 (0)    ; 1058         ; 13312       ; 20    ; 3    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 279 (0)      ; 197 (0)           ; 861 (0)          ; 416 (0)         ; 312 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 190 (190)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 113 (113)        ; 64 (64)         ; 12 (12)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1147 (67)   ; 945          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 202 (1)      ; 197 (0)           ; 748 (66)         ; 352 (0)         ; 300 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 939 (928)   ; 814          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 125 (114)    ; 197 (197)         ; 617 (617)        ; 269 (258)       ; 189 (171)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 141 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (38)      ; 0 (0)             ; 65 (65)          ; 83 (45)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 32 (32)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch1|                           ; 1612 (0)    ; 1277         ; 91136       ; 30    ; 20   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 335 (0)      ; 201 (0)           ; 1076 (0)         ; 517 (0)         ; 367 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 226 (0)     ; 145          ; 77824       ; 10    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 145 (0)          ; 123 (0)         ; 57 (22)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 3     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 3     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 159 (159)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1292 (0)    ; 1052         ; 13312       ; 20    ; 1    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 240 (0)      ; 199 (0)           ; 853 (0)          ; 384 (0)         ; 307 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 155 (155)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 15 (15)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1137 (74)   ; 939          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 198 (8)      ; 199 (0)           ; 740 (66)         ; 352 (0)         ; 292 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 922 (911)   ; 808          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 114 (103)    ; 199 (199)         ; 609 (609)        ; 269 (258)       ; 181 (163)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 141 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (38)      ; 0 (0)             ; 65 (65)          ; 83 (45)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch2|                           ; 1591 (0)    ; 1293         ; 91136       ; 32    ; 20   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 298 (0)      ; 179 (0)           ; 1114 (0)         ; 517 (0)         ; 411 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 226 (0)     ; 145          ; 77824       ; 12    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 145 (0)          ; 123 (0)         ; 70 (30)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 159 (159)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 6 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 6 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 6 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 4 (4)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1273 (0)    ; 1068         ; 13312       ; 20    ; 1    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 205 (0)      ; 179 (0)           ; 889 (0)          ; 384 (0)         ; 338 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 155 (155)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 35 (35)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1118 (67)   ; 955          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 163 (1)      ; 179 (0)           ; 776 (66)         ; 352 (0)         ; 303 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 909 (898)   ; 824          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 85 (74)      ; 179 (179)         ; 645 (645)        ; 269 (258)       ; 192 (174)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 142 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (38)      ; 0 (0)             ; 65 (65)          ; 83 (44)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 20 (20)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 32 (32)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch3|                           ; 1603 (0)    ; 1296         ; 91136       ; 36    ; 18   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 307 (0)      ; 189 (0)           ; 1107 (0)         ; 517 (0)         ; 390 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 237 (0)     ; 156          ; 77824       ; 16    ; 17   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 156 (0)          ; 123 (0)         ; 64 (27)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 2 (2)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 49 (49)     ; 35           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 35 (35)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 3     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 3     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 7     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 7     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 165 (165)   ; 102          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 102 (102)        ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 5 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 5 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 5 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1267 (0)    ; 1059         ; 13312       ; 20    ; 1    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 208 (0)      ; 183 (0)           ; 876 (0)          ; 384 (0)         ; 323 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 155 (155)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 29 (29)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1112 (67)   ; 946          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 166 (1)      ; 183 (0)           ; 763 (66)         ; 352 (0)         ; 294 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 904 (893)   ; 815          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 89 (78)      ; 183 (183)         ; 632 (632)        ; 269 (258)       ; 183 (165)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 141 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (38)      ; 0 (0)             ; 65 (65)          ; 83 (45)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 9     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 38 (38)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 26 (26)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 31 (31)     ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 25 (25)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch4|                           ; 1610 (0)    ; 1288         ; 91136       ; 24    ; 22   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 322 (0)      ; 197 (0)           ; 1091 (0)         ; 519 (0)         ; 377 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 230 (0)     ; 149          ; 77824       ; 12    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 149 (0)          ; 123 (0)         ; 61 (22)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 49 (49)     ; 35           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 35 (35)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 160 (160)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 5 (5)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1281 (0)    ; 1057         ; 13312       ; 12    ; 3    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 224 (0)      ; 192 (0)           ; 865 (0)          ; 386 (0)         ; 312 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 155 (155)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 21 (21)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1126 (67)   ; 944          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 182 (1)      ; 192 (0)           ; 752 (66)         ; 354 (0)         ; 291 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 916 (905)   ; 812          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 104 (93)     ; 192 (192)         ; 620 (620)        ; 271 (260)       ; 180 (162)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 143 (104)   ; 66           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (38)      ; 0 (0)             ; 66 (66)          ; 83 (44)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 20 (20)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 37 (37)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 2 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                  ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                              ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch5|                           ; 1603 (0)    ; 1303         ; 91136       ; 23    ; 24   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 300 (0)      ; 199 (0)           ; 1104 (0)         ; 493 (0)         ; 410 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 233 (0)     ; 148          ; 77824       ; 11    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 85 (0)       ; 0 (0)             ; 148 (0)          ; 123 (0)         ; 69 (30)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 50 (50)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 33 (33)          ; 17 (17)         ; 28 (28)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 161 (161)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 97 (97)          ; 93 (93)         ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 7 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 5 (5)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1274 (0)    ; 1072         ; 13312       ; 12    ; 5    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 202 (0)      ; 198 (0)           ; 874 (0)          ; 360 (0)         ; 338 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 158 (158)   ; 116          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 116 (116)        ; 32 (32)         ; 14 (14)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1116 (67)   ; 956          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 160 (1)      ; 198 (0)           ; 758 (66)         ; 328 (0)         ; 324 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 933 (922)   ; 825          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 108 (97)     ; 198 (198)         ; 627 (627)        ; 271 (260)       ; 196 (178)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 116 (94)    ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (29)      ; 0 (0)             ; 65 (65)          ; 57 (35)         ; 20 (3)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 20 (20)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 2 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 2 (0)           ; 17 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 2 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 2 (0)           ; 17 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 2 (2)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 2 (2)           ; 17 (17)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 32 (0)      ; 26           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 26 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                  ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 31 (31)     ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 25 (25)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                              ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch6|                           ; 1663 (0)    ; 1300         ; 91136       ; 24    ; 22   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 363 (0)      ; 240 (0)           ; 1060 (0)         ; 519 (0)         ; 338 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 234 (0)     ; 151          ; 77824       ; 12    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 83 (0)       ; 1 (0)             ; 150 (0)          ; 123 (0)         ; 59 (25)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 5 (5)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 47 (47)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 161 (161)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1334 (0)    ; 1067         ; 13312       ; 12    ; 3    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 267 (0)      ; 238 (0)           ; 829 (0)          ; 386 (0)         ; 276 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 160 (160)   ; 117          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 4 (4)             ; 113 (113)        ; 32 (32)         ; 22 (22)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1174 (67)   ; 950          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 224 (1)      ; 234 (0)           ; 716 (66)         ; 354 (0)         ; 254 (68)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 965 (954)   ; 819          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 146 (135)    ; 234 (234)         ; 585 (585)        ; 271 (260)       ; 183 (165)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 142 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (38)      ; 0 (0)             ; 65 (65)          ; 83 (44)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 20 (20)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                  ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                              ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch7|                           ; 1642 (0)    ; 1332         ; 91136       ; 23    ; 22   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 310 (0)      ; 181 (0)           ; 1151 (0)         ; 531 (0)         ; 396 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7                                                                                                                                                                                                  ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 240 (0)     ; 157          ; 77824       ; 11    ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 83 (0)       ; 1 (0)             ; 156 (0)          ; 123 (0)         ; 71 (29)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                              ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 6 (6)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                      ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 47 (47)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                            ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 4     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                 ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 3     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated                ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 161 (161)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                        ; work         ;
;             |raw_dat_bank:i_raw_dat_bank|                             ; 3 (0)       ; 2            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 3 (0)       ; 2            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_lmk1:auto_generated|                    ; 3 (3)       ; 2            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 4 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated                                                                   ; work         ;
;                      |decode_hha:decode2|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2                                                ; work         ;
;                      |mux_1cb:mux3|                                   ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|mux_1cb:mux3                                                      ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                  ; work         ;
;             |raw_dat_manager_data_path:i_raw_dat_manager_data_path|   ; 17 (17)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_data_path:i_raw_dat_manager_data_path                                                                                                        ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1298 (0)    ; 1083         ; 13312       ; 12    ; 3    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 215 (0)      ; 177 (0)           ; 906 (0)          ; 398 (0)         ; 322 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc                                                                                                                                                                            ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                  ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                   |altsyncram_agh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated                                                                   ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 184 (184)   ; 142          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 142 (142)        ; 44 (44)         ; 30 (30)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                    ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1114 (67)   ; 941          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 173 (1)      ; 177 (0)           ; 764 (66)         ; 354 (0)         ; 292 (108)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                            ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 905 (894)   ; 810          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 95 (84)      ; 177 (177)         ; 633 (633)        ; 271 (260)       ; 181 (163)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                            ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                          ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                        ; work         ;
;                         |addcore:adder|                               ; 11 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 18 (0)     ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                          ; work         ;
;                            |a_csnbuffer:result_node|                  ; 11 (11)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node  ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                              ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                      ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 142 (103)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (38)      ; 0 (0)             ; 65 (65)          ; 83 (44)         ; 3 (3)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                            ; work         ;
;                   |fsfb_calc_add_sub32:i_adder_subtractor|            ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor                                                                     ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 20 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 20 (20)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder_subtractor|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder ; work         ;
;                   |fsfb_calc_add_sub32:i_adder|                       ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder                                                                                ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 19 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component                                              ; work         ;
;                         |alt_stratix_add_sub:stratix_adder|           ; 19 (19)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|fsfb_calc_add_sub32:i_adder|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder            ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                               ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 5     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                   ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                      ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                 ; work         ;
;                         |altsyncram_6h02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 5     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated                                  ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                                ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                              ; work         ;
;                         |altsyncram_deo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated                               ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 34 (34)     ; 34           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 33 (33)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                            ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 35 (0)      ; 29           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (0)             ; 28 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl                                                                                                                                                                        ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                  ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                          ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 35 (0)      ; 29           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 1 (0)             ; 28 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                      ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                              ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                      ; work         ;
;       |fsfb_corr:i_fsfb_corr|                                         ; 1659 (1632) ; 797          ; 0           ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 862 (835)    ; 130 (130)         ; 667 (667)        ; 182 (155)       ; 173 (173)  ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr                                                                                                                                                                                                                ; work         ;
;          |fsfb_corr_multiplier:mult1|                                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1                                                                                                                                                                                     ; work         ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component                                                                                                                                                         ; work         ;
;                |mult_hlr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_hlr:auto_generated                                                                                                                                 ; work         ;
;          |fsfb_corr_multiplier:mult2|                                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2                                                                                                                                                                                     ; work         ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component                                                                                                                                                         ; work         ;
;                |mult_hlr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_hlr:auto_generated                                                                                                                                 ; work         ;
;          |fsfb_corr_subtractor:sub2|                                  ; 27 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2                                                                                                                                                                                      ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                       ; 27 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component                                                                                                                                                    ; work         ;
;                |addcore:adder|                                        ; 27 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder                                                                                                                                      ; work         ;
;                   |a_csnbuffer:result_node|                           ; 27 (27)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 27 (27)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node                                                                                                              ; work         ;
;       |wbs_fb_data:i_wbs_fb_data|                                     ; 2753 (86)   ; 1322         ; 53248       ; 128   ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1431 (86)    ; 510 (0)           ; 812 (0)          ; 186 (0)         ; 230 (0)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data                                                                                                                                                                                                            ; work         ;
;          |adc_offset_banks_admin:i_adc_offset_banks_admin|            ; 186 (186)   ; 34           ; 23552       ; 48    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 152 (152)    ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 33 (33)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin                                                                                                                                                            ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch0|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch1|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch2|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch3|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch4|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch5|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch6|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch7|                    ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 6     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                         ; work         ;
;                         |altsyncram_7ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated          ; work         ;
;          |flux_quanta_ram_admin:i_flux_quanta_banks_admin|            ; 128 (128)   ; 34           ; 14336       ; 32    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 54 (54)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin                                                                                                                                                            ; work         ;
;             |ram_14x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;             |ram_14x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7                                                                                                                                       ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 4     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                           ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                              ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                         ; work         ;
;                         |altsyncram_8ho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated                          ; work         ;
;          |misc_banks_admin:i_misc_banks_admin|                        ; 2180 (2180) ; 1152         ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1028 (1028)  ; 510 (510)         ; 642 (642)        ; 26 (26)         ; 43 (43)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin                                                                                                                                                                        ; work         ;
;          |pid_ram_admin:i_d_banks_admin|                              ; 59 (59)     ; 34           ; 5120        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 37 (37)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin                                                                                                                                                                              ; work         ;
;             |ram_10x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;          |pid_ram_admin:i_i_banks_admin|                              ; 57 (57)     ; 34           ; 5120        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 32 (32)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin                                                                                                                                                                              ; work         ;
;             |ram_10x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;          |pid_ram_admin:i_p_banks_admin|                              ; 57 (57)     ; 34           ; 5120        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin                                                                                                                                                                              ; work         ;
;             |ram_10x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;             |ram_10x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_vgo1:auto_generated|              ; 0 (0)       ; 0            ; 640         ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated                                            ; work         ;
;       |wbs_frame_data:i_wbs_frame_data|                               ; 845 (845)   ; 109          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 736 (736)    ; 23 (23)           ; 86 (86)          ; 41 (41)         ; 79 (79)    ; |readout_card|flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data                                                                                                                                                                                                      ; work         ;
;    |fpga_thermo:i_fpga_thermo|                                        ; 188 (15)    ; 138          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 50 (8)       ; 0 (0)             ; 138 (7)          ; 76 (0)          ; 27 (6)     ; |readout_card|fpga_thermo:i_fpga_thermo                                                                                                                                                                                                                                  ; work         ;
;       |reg:thermo_data|                                               ; 32 (32)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|reg:thermo_data                                                                                                                                                                                                                  ; work         ;
;       |smb_master:master2|                                            ; 99 (44)     ; 63           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (29)      ; 0 (0)             ; 63 (15)          ; 40 (4)          ; 17 (14)    ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2                                                                                                                                                                                                               ; work         ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg                                                                                                                                                                                         ; work         ;
;          |shift_reg:tx_addr_reg|                                      ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                                                                                         ; work         ;
;          |us_timer:smb_timer|                                         ; 43 (43)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 3 (3)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer                                                                                                                                                                                            ; work         ;
;       |us_timer:timeout_timer|                                        ; 42 (42)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 4 (4)      ; |readout_card|fpga_thermo:i_fpga_thermo|us_timer:timeout_timer                                                                                                                                                                                                           ; work         ;
;    |frame_timing:i_frame_timing|                                      ; 900 (0)     ; 370          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 530 (0)      ; 36 (0)            ; 334 (0)          ; 393 (0)         ; 201 (0)    ; |readout_card|frame_timing:i_frame_timing                                                                                                                                                                                                                                ; work         ;
;       |frame_timing_core:ftc|                                         ; 455 (455)   ; 79           ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 376 (376)    ; 0 (0)             ; 79 (79)          ; 301 (301)       ; 98 (98)    ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc                                                                                                                                                                                                          ; work         ;
;          |lpm_mult:Mult0|                                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0                                                                                                                                                                                           ; work         ;
;             |mult_hh01:auto_generated|                                ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated                                                                                                                                                                  ; work         ;
;       |frame_timing_wbs:wbi|                                          ; 445 (270)   ; 291          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 154 (139)    ; 36 (30)           ; 255 (101)        ; 92 (30)         ; 103 (103)  ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi                                                                                                                                                                                                           ; work         ;
;          |reg:address_on_delay_reg|                                   ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                                                                                  ; work         ;
;          |reg:feedback_delay_reg|                                     ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 27 (27)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                                                                                    ; work         ;
;          |reg:resync_req_reg|                                         ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                                                                                        ; work         ;
;          |reg:sample_delay_reg|                                       ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                                                                                      ; work         ;
;          |reg:sample_num_reg|                                         ; 42 (42)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 31 (31)          ; 35 (35)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                                                                                        ; work         ;
;    |id_thermo:i_id_thermo|                                            ; 177 (47)    ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (29)      ; 0 (0)             ; 113 (18)         ; 18 (0)          ; 35 (12)    ; |readout_card|id_thermo:i_id_thermo                                                                                                                                                                                                                                      ; work         ;
;       |counter:byte_counter|                                          ; 5 (5)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 3 (3)      ; |readout_card|id_thermo:i_id_thermo|counter:byte_counter                                                                                                                                                                                                                 ; work         ;
;       |one_wire_master:master|                                        ; 79 (42)     ; 45           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 45 (8)           ; 18 (0)          ; 20 (20)    ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master                                                                                                                                                                                                               ; work         ;
;          |binary_counter:bit_counter|                                 ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter                                                                                                                                                                                    ; work         ;
;          |binary_counter:timer_counter|                               ; 18 (18)     ; 18           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter                                                                                                                                                                                  ; work         ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                                                                                         ; work         ;
;          |shift_reg:tx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                                                                                         ; work         ;
;       |reg:id_data0|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data0                                                                                                                                                                                                                         ; work         ;
;       |reg:id_data1|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data1                                                                                                                                                                                                                         ; work         ;
;       |reg:id_data2|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data2                                                                                                                                                                                                                         ; work         ;
;       |reg:id_data3|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data3                                                                                                                                                                                                                         ; work         ;
;       |reg:thermo_data0|                                              ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data0                                                                                                                                                                                                                     ; work         ;
;       |reg:thermo_data1|                                              ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data1                                                                                                                                                                                                                     ; work         ;
;    |leds:i_LED|                                                       ; 8 (8)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |readout_card|leds:i_LED                                                                                                                                                                                                                                                 ; work         ;
;    |rc_pll:i_rc_pll|                                                  ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll|altpll:altpll_component                                                                                                                                                                                                                    ; work         ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                  ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; Core to Output Register ; Clock Enable to Output Enable Register ; Clock Enable to Output Register ; Clock Enable to Input Register ; TCO ; TCOE ; Falling Edge Output Enable ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; adc1_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_spare        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in2           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw4           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; smb_nalert        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; inclk             ; Input    ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in1           ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; rst_n             ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[0]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[1]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[2]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[3]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_sync         ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_cmd          ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[0]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[1]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[2]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[3]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[4]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[5]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[6]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[7]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[0]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[1]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[2]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[3]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[4]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[5]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[6]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[7]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[0] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[1] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[2] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[3] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[4] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[5] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[6] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[7] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txa          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txb          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; red_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ylw_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; grn_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; wdog              ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_clk           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[0]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[1]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[2]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[3]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[4]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[5]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[6]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[7]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[8]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[9]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[10]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[11]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[12]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[13]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[14]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[15]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[16]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[17]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[18]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[19]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[20]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[21]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[22]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[23]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[24]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[25]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[26]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[27]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[28]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[29]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[30]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[31]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; card_id           ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_data          ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc1_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; adc1_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc2_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc3_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc4_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc5_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc6_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc7_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc8_ovr                                                                                                                                                                                                      ;                   ;         ;
; adc1_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc2_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc3_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc4_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc5_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc6_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc7_rdy                                                                                                                                                                                                      ;                   ;         ;
; adc8_rdy                                                                                                                                                                                                      ;                   ;         ;
; lvds_spare                                                                                                                                                                                                    ;                   ;         ;
; ttl_in2                                                                                                                                                                                                       ;                   ;         ;
; ttl_in3                                                                                                                                                                                                       ;                   ;         ;
; dip_sw3                                                                                                                                                                                                       ;                   ;         ;
; dip_sw4                                                                                                                                                                                                       ;                   ;         ;
; smb_nalert                                                                                                                                                                                                    ;                   ;         ;
; inclk                                                                                                                                                                                                         ;                   ;         ;
; ttl_in1                                                                                                                                                                                                       ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                                                    ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~29                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~33                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~22                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~30                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~26                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[27]                                      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                      ; 0                 ; ON      ;
; rst_n                                                                                                                                                                                                         ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                                                    ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~29                                 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~33                                 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~22                                 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~30                                 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~26                                 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[27]                                      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                      ; 1                 ; ON      ;
; slot_id[0]                                                                                                                                                                                                    ;                   ;         ;
;      - Mux31~2279                                                                                                                                                                                             ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~34                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~30                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~32                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                                                            ; 0                 ; ON      ;
; slot_id[1]                                                                                                                                                                                                    ;                   ;         ;
;      - all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[22]                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~34                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~30                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~32                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                                                            ; 0                 ; ON      ;
;      - Mux30~2134                                                                                                                                                                                             ; 0                 ; ON      ;
; slot_id[2]                                                                                                                                                                                                    ;                   ;         ;
;      - all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[22]                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~34                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~30                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~32                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                                                            ; 0                 ; ON      ;
;      - Mux29~2164                                                                                                                                                                                             ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~1438                                                                                                                                       ; 0                 ; ON      ;
; slot_id[3]                                                                                                                                                                                                    ;                   ;         ;
;      - all_cards:i_all_cards|reg:\i_all_cards_bank:6:all_cards_reg|reg_o[22]                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~34                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~30                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~32                                                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                                                            ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][12]                                                                                                        ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~1438                                                                                                                                       ; 0                 ; ON      ;
; adc6_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 1                 ; OFF     ;
; adc7_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 0                 ; OFF     ;
; adc5_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 1                 ; OFF     ;
; adc8_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 0                 ; OFF     ;
; adc3_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 0                 ; OFF     ;
; adc2_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 1                 ; OFF     ;
; adc1_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 0                 ; OFF     ;
; adc4_dat[6]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a0  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a8  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~48                                          ; 1                 ; OFF     ;
; adc6_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 0                 ; OFF     ;
; adc7_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 1                 ; OFF     ;
; adc5_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 0                 ; OFF     ;
; adc8_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 1                 ; OFF     ;
; adc3_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 1                 ; OFF     ;
; adc2_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 1                 ; OFF     ;
; adc1_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 0                 ; OFF     ;
; adc4_dat[7]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a1  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a9  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~46                                          ; 1                 ; OFF     ;
; adc6_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 0                 ; OFF     ;
; adc7_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 1                 ; OFF     ;
; adc5_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 1                 ; OFF     ;
; adc8_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 0                 ; OFF     ;
; adc3_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 1                 ; OFF     ;
; adc2_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 0                 ; OFF     ;
; adc1_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 1                 ; OFF     ;
; adc4_dat[8]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a2  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a10 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~44                                          ; 0                 ; OFF     ;
; adc6_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc7_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc5_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc8_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc3_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc2_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 0                 ; OFF     ;
; adc1_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 1                 ; OFF     ;
; adc4_dat[13]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a7  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a15 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34                                         ; 0                 ; OFF     ;
; adc6_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 0                 ; OFF     ;
; adc7_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 1                 ; OFF     ;
; adc5_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 1                 ; OFF     ;
; adc8_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 0                 ; OFF     ;
; adc3_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 1                 ; OFF     ;
; adc2_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 0                 ; OFF     ;
; adc1_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 0                 ; OFF     ;
; adc4_dat[12]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a6  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a14 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~36                                         ; 1                 ; OFF     ;
; adc6_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc7_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc5_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 0                 ; OFF     ;
; adc8_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc3_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc2_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 0                 ; OFF     ;
; adc1_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc4_dat[11]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a5  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a13 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~38                                         ; 1                 ; OFF     ;
; adc6_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 0                 ; OFF     ;
; adc7_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 0                 ; OFF     ;
; adc5_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 0                 ; OFF     ;
; adc8_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 1                 ; OFF     ;
; adc3_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 0                 ; OFF     ;
; adc2_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 1                 ; OFF     ;
; adc1_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 1                 ; OFF     ;
; adc4_dat[10]                                                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a4  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a12 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~40                                         ; 1                 ; OFF     ;
; adc6_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 1                 ; OFF     ;
; adc7_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 0                 ; OFF     ;
; adc5_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 0                 ; OFF     ;
; adc8_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 0                 ; OFF     ;
; adc3_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 1                 ; OFF     ;
; adc2_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 1                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 1                 ; OFF     ;
; adc1_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 0                 ; OFF     ;
; adc4_dat[9]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a3  ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ram_block1a11 ; 0                 ; OFF     ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~42                                          ; 0                 ; OFF     ;
; lvds_sync                                                                                                                                                                                                     ;                   ;         ;
;      - frame_timing:i_frame_timing|frame_timing_core:ftc|sync_temp                                                                                                                                            ; 0                 ; ON      ;
; adc6_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 0                 ; OFF     ;
; adc7_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 1                 ; OFF     ;
; adc5_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 1                 ; OFF     ;
; adc8_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 0                 ; OFF     ;
; adc3_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 0                 ; OFF     ;
; adc2_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 1                 ; OFF     ;
; adc1_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 1                 ; OFF     ;
; adc4_dat[0]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28                                          ; 1                 ; OFF     ;
; adc6_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 1                 ; OFF     ;
; adc7_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 1                 ; OFF     ;
; adc5_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 1                 ; OFF     ;
; adc8_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 0                 ; OFF     ;
; adc3_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 1                 ; OFF     ;
; adc2_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 1                 ; OFF     ;
; adc1_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 0                 ; OFF     ;
; adc4_dat[1]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30                                          ; 0                 ; OFF     ;
; adc6_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 1                 ; OFF     ;
; adc7_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 0                 ; OFF     ;
; adc5_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 0                 ; OFF     ;
; adc8_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 1                 ; OFF     ;
; adc3_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 1                 ; OFF     ;
; adc2_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 0                 ; OFF     ;
; adc1_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 1                 ; OFF     ;
; adc4_dat[2]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32                                          ; 0                 ; OFF     ;
; lvds_cmd                                                                                                                                                                                                      ;                   ;         ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp                                                                                                                             ; 0                 ; ON      ;
; adc6_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 1                 ; OFF     ;
; adc7_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 1                 ; OFF     ;
; adc5_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 0                 ; OFF     ;
; adc8_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 0                 ; OFF     ;
; adc3_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 1                 ; OFF     ;
; adc2_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 0                 ; OFF     ;
; adc1_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 1                 ; OFF     ;
; adc4_dat[5]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~50                                          ; 0                 ; OFF     ;
; adc6_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 0                 ; OFF     ;
; adc7_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 1                 ; OFF     ;
; adc5_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 0                 ; OFF     ;
; adc8_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 1                 ; OFF     ;
; adc3_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 1                 ; OFF     ;
; adc2_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 0                 ; OFF     ;
; adc1_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 0                 ; OFF     ;
; adc4_dat[4]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~52                                          ; 0                 ; OFF     ;
; adc6_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 0                 ; OFF     ;
; adc7_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 1                 ; OFF     ;
; adc5_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 0                 ; OFF     ;
; adc8_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 1                 ; OFF     ;
; adc3_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 1                 ; OFF     ;
; adc2_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 0                 ; OFF     ;
; adc1_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 1                 ; OFF     ;
; adc4_dat[3]                                                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~54                                          ; 1                 ; OFF     ;
; card_id                                                                                                                                                                                                       ;                   ;         ;
;      - id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg|reg[7]                                                                                                                              ; 1                 ; ON      ;
; smb_data                                                                                                                                                                                                      ;                   ;         ;
;      - fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg|reg[0]                                                                                                                              ; 1                 ; ON      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; Name                                                                                                                                                                                                                   ; Location      ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; all_cards:i_all_cards|Mux10~271                                                                                                                                                                                        ; LC_X47_Y49_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux11~271                                                                                                                                                                                        ; LC_X47_Y49_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux12~271                                                                                                                                                                                        ; LC_X47_Y54_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux13~271                                                                                                                                                                                        ; LC_X47_Y49_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux14~271                                                                                                                                                                                        ; LC_X47_Y49_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux15~274                                                                                                                                                                                        ; LC_X47_Y49_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux8~270                                                                                                                                                                                         ; LC_X47_Y49_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; all_cards:i_all_cards|Mux9~271                                                                                                                                                                                         ; LC_X47_Y49_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|Selector3~26                                                                                                                                                                                       ; LC_X41_Y51_N1 ; 16      ; Write enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|header0_ld~24                                                                                                                                                        ; LC_X54_Y53_N5 ; 14      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|cs10a[1]                                                                    ; LC_X69_Y59_N1 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|cs13                                                                        ; LC_X68_Y59_N6 ; 2       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~81                                                                                                                                     ; LC_X69_Y61_N6 ; 42      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|next_state.parse_hdr~20                                                                                                                                              ; LC_X56_Y46_N1 ; 17      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[1]~1882                                                                                                                                ; LC_X54_Y58_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.done                                                                                                                                                      ; LC_X56_Y51_N1 ; 48      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.idle                                                                                                                                                      ; LC_X54_Y54_N2 ; 48      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector4~19                                                                                                                                                   ; LC_X59_Y54_N1 ; 11      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Selector2~63                                                                                                                                  ; LC_X67_Y58_N1 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena~0                                                                                                                               ; LC_X46_Y57_N5 ; 7       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_ena~51                                                                                                                 ; LC_X71_Y52_N4 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                                                                                                              ; LC_X67_Y58_N2 ; 36      ; Sync. load                ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[1]~6759                                                                                                                          ; LC_X62_Y60_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.idle                                                                                                                                                ; LC_X57_Y51_N1 ; 71      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.idle                                                                                                                                                         ; LC_X57_Y51_N9 ; 16      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~68                                                                                                                                                  ; LC_X44_Y46_N0 ; 30      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|us_count[0]~1282                                                                                                                                           ; LC_X35_Y45_N4 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|pres_state.fetch                                                                                                                                                                                   ; LC_X56_Y52_N9 ; 57      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o                                                  ; LC_X12_Y17_N9 ; 69      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~10                                               ; LC_X27_Y33_N1 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~11                                               ; LC_X34_Y32_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~12                                               ; LC_X24_Y33_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~13                                               ; LC_X27_Y33_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~14                                               ; LC_X27_Y33_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~15                                               ; LC_X24_Y19_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~9                                                ; LC_X19_Y25_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~450                                                           ; LC_X9_Y32_N5  ; 12      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X38_Y8_N2  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X37_Y8_N6  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X37_Y30_N9 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[31]~15765                                                                                ; LC_X57_Y36_N3 ; 56      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[31]~16021                                                                                ; LC_X58_Y26_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|count[31]~16022                                                                                ; LC_X58_Y26_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X73_Y12_N2 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X71_Y11_N1 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_ext_o~288                                                                    ; LC_X74_Y12_N6 ; 33      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X75_Y13_N7 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]                                                    ; LC_X66_Y11_N8 ; 86      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~16                                                 ; LC_X51_Y11_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~17                                                 ; LC_X51_Y11_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~18                                                 ; LC_X45_Y15_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~19                                                 ; LC_X51_Y11_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~20                                                 ; LC_X45_Y24_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~22                                                 ; LC_X45_Y24_N0 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14479                                                ; LC_X47_Y15_N8 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14498                                                ; LC_X47_Y15_N0 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14499                                                ; LC_X47_Y15_N2 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X53_Y35_N2 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]~_Duplicate_14267                                      ; LC_X77_Y38_N0 ; 10      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]~_Duplicate_14267                                      ; LC_X77_Y38_N3 ; 10      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X44_Y4_N4  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X44_Y4_N9  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X37_Y30_N7 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X71_Y11_N3 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X71_Y11_N6 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X90_Y10_N7 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]                                                   ; LC_X84_Y10_N4 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~14                                                ; LC_X52_Y15_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~15                                                ; LC_X52_Y21_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X51_Y12_N8 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16064                                                                                ; LC_X62_Y28_N9 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16065                                                                                ; LC_X60_Y27_N3 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16066                                                                                ; LC_X63_Y28_N2 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16067                                                                                ; LC_X77_Y26_N6 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16068                                                                                ; LC_X75_Y15_N3 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16069                                                                                ; LC_X77_Y27_N0 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16070                                                                                ; LC_X60_Y11_N8 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13                                                  ; LC_X19_Y13_N3 ; 47      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13                                                  ; LC_X19_Y25_N4 ; 68      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X41_Y30_N6 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X41_Y30_N0 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X38_Y30_N8 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X71_Y17_N2 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X71_Y17_N4 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X84_Y11_N0 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]                                                    ; LC_X46_Y24_N2 ; 19      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~18                                                 ; LC_X54_Y18_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~19                                                 ; LC_X60_Y7_N9  ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~20                                                 ; LC_X63_Y17_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~21                                                 ; LC_X63_Y17_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~22                                                 ; LC_X63_Y17_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~23                                                 ; LC_X54_Y18_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~24                                                 ; LC_X54_Y18_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~25                                                 ; LC_X60_Y7_N6  ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~26                                                 ; LC_X43_Y15_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~27                                                 ; LC_X44_Y6_N3  ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~28                                                 ; LC_X43_Y15_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~30                                                 ; LC_X45_Y14_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~31                                                 ; LC_X60_Y7_N8  ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~32                                                 ; LC_X45_Y24_N8 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]                                                    ; LC_X56_Y27_N4 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~16                                                 ; LC_X38_Y13_N7 ; 90      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~17                                                 ; LC_X48_Y18_N4 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X51_Y17_N8 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X79_Y31_N5 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X79_Y31_N9 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X38_Y30_N2 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X50_Y18_N0 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X50_Y18_N8 ; 9       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X79_Y21_N4 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~21                                                 ; LC_X41_Y14_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~29                                                 ; LC_X47_Y15_N8 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X45_Y31_N6 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X37_Y8_N2  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X37_Y8_N0  ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X34_Y45_N0 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X75_Y10_N9 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X75_Y10_N1 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X91_Y10_N2 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]                                                    ; LC_X63_Y17_N9 ; 63      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~14                                                 ; LC_X47_Y24_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~15                                                 ; LC_X47_Y24_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~16                                                 ; LC_X69_Y17_N6 ; 100     ; Clock enable, Sync. clear ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~18                                                 ; LC_X63_Y17_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~19                                                 ; LC_X47_Y24_N5 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X45_Y31_N8 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X34_Y31_N5 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X34_Y31_N2 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|i_ctrl_counter~0                                                             ; LC_X34_Y30_N3 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X34_Y45_N2 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X90_Y29_N4 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d                                                                                 ; LC_X78_Y29_N7 ; 65      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d~3                                                                               ; LC_X52_Y21_N6 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d~4                                                                               ; LC_X90_Y31_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]                                                    ; LC_X47_Y24_N9 ; 60      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~16                                                 ; LC_X52_Y16_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~17                                                 ; LC_X51_Y26_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~18                                                 ; LC_X46_Y25_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~22                                                 ; LC_X46_Y25_N6 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~23                                                 ; LC_X60_Y7_N2  ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~32                                                 ; LC_X47_Y25_N7 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~24                                                 ; LC_X50_Y21_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~25                                                 ; LC_X45_Y24_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]~_Duplicate_258                                       ; LC_X74_Y19_N0 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X45_Y25_N7 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]~_Duplicate_258                                       ; LC_X74_Y19_N2 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]                                              ; LC_X51_Y11_N3 ; 66      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~4                                            ; LC_X91_Y34_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~5                                            ; LC_X90_Y31_N2 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X34_Y45_N7 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X52_Y21_N7 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X52_Y21_N5 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]                                                                                ; LC_X71_Y36_N6 ; 80      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~3                                                                              ; LC_X82_Y25_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~4                                                                              ; LC_X82_Y25_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~5                                                                              ; LC_X71_Y36_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X78_Y27_N8 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~236                                                ; LC_X47_Y15_N3 ; 60      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~282                                                ; LC_X51_Y17_N1 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~283                                                ; LC_X51_Y17_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~284                                                ; LC_X47_Y15_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]~_Duplicate_288                                     ; LC_X79_Y48_N9 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_289                                     ; LC_X79_Y48_N7 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]                                                    ; LC_X47_Y24_N4 ; 50      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~30                                                 ; LC_X47_Y24_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~31                                                 ; LC_X53_Y16_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~32                                                 ; LC_X46_Y25_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~39                                                 ; LC_X46_Y25_N2 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~40                                                 ; LC_X53_Y14_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~41                                                 ; LC_X47_Y24_N8 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_257                                       ; LC_X45_Y25_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o                                                     ; LC_X33_Y23_N3 ; 72      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~10                                                  ; LC_X33_Y23_N4 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~11                                                  ; LC_X33_Y23_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~12                                                  ; LC_X33_Y23_N1 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~13                                                  ; LC_X33_Y23_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~14                                                  ; LC_X33_Y23_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~15                                                  ; LC_X33_Y23_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~16                                                  ; LC_X33_Y23_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[0] ; LC_X48_Y14_N5 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|decode_hha:decode2|eq_node[1] ; LC_X48_Y14_N7 ; 8       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|int_clr_raw_addr_index                                                       ; LC_X35_Y36_N7 ; 17      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                                                                    ; LC_X72_Y19_N8 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                                                                    ; LC_X72_Y19_N5 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                                    ; LC_X91_Y28_N6 ; 52      ; Invert A                  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~13                                             ; LC_X46_Y32_N0 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat                                                                                                                          ; LC_X74_Y34_N6 ; 20      ; Clock enable, Sync. load  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3                                                                                                                        ; LC_X74_Y34_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow~3                                                                ; LC_X48_Y27_N2 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser|output_slow~3                                                            ; LC_X66_Y60_N7 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~14                                                                                                                                                              ; LC_X74_Y34_N6 ; 13      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~15                                                                                                                                                              ; LC_X74_Y34_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres0~101                                                                                                                                                                ; LC_X78_Y50_N5 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres1~101                                                                                                                                                                ; LC_X82_Y50_N6 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres2~101                                                                                                                                                                ; LC_X82_Y48_N7 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres3~101                                                                                                                                                                ; LC_X83_Y51_N2 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres4~101                                                                                                                                                                ; LC_X90_Y48_N9 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres5~101                                                                                                                                                                ; LC_X91_Y50_N5 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres6~101                                                                                                                                                                ; LC_X91_Y50_N1 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres7~101                                                                                                                                                                ; LC_X89_Y46_N9 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~0                                                                                                                                                                   ; LC_X84_Y37_N3 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~1                                                                                                                                                                   ; LC_X84_Y37_N5 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~2                                                                                                                                                                   ; LC_X84_Y37_N0 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~3                                                                                                                                                                   ; LC_X84_Y37_N9 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~4                                                                                                                                                                   ; LC_X90_Y38_N7 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~5                                                                                                                                                                   ; LC_X90_Y38_N3 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~6                                                                                                                                                                   ; LC_X88_Y38_N8 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~7                                                                                                                                                                   ; LC_X90_Y38_N9 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~378                                                                                                                                                       ; LC_X90_Y31_N2 ; 93      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~379                                                                                                                                                       ; LC_X90_Y31_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~380                                                                                                                                                       ; LC_X90_Y31_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~381                                                                                                                                                       ; LC_X78_Y44_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca0                                                                                                                                                       ; LC_X82_Y49_N5 ; 36      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca1                                                                                                                                                       ; LC_X82_Y49_N1 ; 45      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                                                                       ; LC_X82_Y49_N0 ; 60      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                                                       ; LC_X83_Y49_N4 ; 56      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca4                                                                                                                                                       ; LC_X82_Y49_N8 ; 60      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca5                                                                                                                                                       ; LC_X82_Y49_N7 ; 56      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                                                       ; LC_X82_Y49_N4 ; 59      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca7                                                                                                                                                       ; LC_X83_Y49_N7 ; 55      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause1                                                                                                                                                       ; LC_X83_Y49_N5 ; 28      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause2                                                                                                                                                       ; LC_X77_Y48_N4 ; 19      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|\i_gen_ack:count[31]~2329                                                                                              ; LC_X45_Y44_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch0~13                                                                                            ; LC_X36_Y46_N4 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch1~13                                                                                            ; LC_X36_Y46_N6 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch2~13                                                                                            ; LC_X36_Y46_N5 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch3~16                                                                                            ; LC_X36_Y46_N2 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch4~11                                                                                            ; LC_X44_Y48_N6 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch5~11                                                                                            ; LC_X45_Y48_N8 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch6~12                                                                                            ; LC_X44_Y48_N2 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch7~53                                                                                            ; LC_X44_Y48_N7 ; 6       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|\i_gen_ack:count[31]~2334                                                                                              ; LC_X71_Y57_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren0~11                                                                                                               ; LC_X48_Y53_N7 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren1~11                                                                                                               ; LC_X50_Y55_N3 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren2~11                                                                                                               ; LC_X48_Y53_N2 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren3~14                                                                                                               ; LC_X48_Y53_N8 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren4~11                                                                                                               ; LC_X50_Y48_N1 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren5~14                                                                                                               ; LC_X45_Y48_N4 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren6~11                                                                                                               ; LC_X50_Y48_N7 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren7~14                                                                                                               ; LC_X50_Y48_N3 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux10~270                                                                                                                          ; LC_X47_Y46_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux11~270                                                                                                                          ; LC_X53_Y49_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux12~270                                                                                                                          ; LC_X47_Y46_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux13~270                                                                                                                          ; LC_X47_Y46_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux14~270                                                                                                                          ; LC_X47_Y46_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux15~277                                                                                                                          ; LC_X53_Y46_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux16~272                                                                                                                          ; LC_X44_Y48_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux17~269                                                                                                                          ; LC_X46_Y49_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux18~279                                                                                                                          ; LC_X53_Y49_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux19~270                                                                                                                          ; LC_X53_Y49_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux20~270                                                                                                                          ; LC_X53_Y49_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux21~270                                                                                                                          ; LC_X53_Y49_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux22~270                                                                                                                          ; LC_X47_Y46_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux23~270                                                                                                                          ; LC_X52_Y47_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux24~270                                                                                                                          ; LC_X52_Y47_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux25~297                                                                                                                          ; LC_X53_Y49_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux26~269                                                                                                                          ; LC_X46_Y49_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux27~279                                                                                                                          ; LC_X50_Y47_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux28~270                                                                                                                          ; LC_X52_Y44_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux29~270                                                                                                                          ; LC_X54_Y46_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux30~270                                                                                                                          ; LC_X53_Y49_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux31~270                                                                                                                          ; LC_X53_Y49_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux32~270                                                                                                                          ; LC_X53_Y38_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux33~270                                                                                                                          ; LC_X48_Y46_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux34~273                                                                                                                          ; LC_X54_Y46_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux35~284                                                                                                                          ; LC_X47_Y47_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux36~270                                                                                                                          ; LC_X47_Y47_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux37~270                                                                                                                          ; LC_X47_Y47_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux38~270                                                                                                                          ; LC_X47_Y49_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux39~270                                                                                                                          ; LC_X47_Y47_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux40~270                                                                                                                          ; LC_X47_Y49_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux41~270                                                                                                                          ; LC_X47_Y49_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux42~289                                                                                                                          ; LC_X47_Y47_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux43~277                                                                                                                          ; LC_X46_Y51_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux8~279                                                                                                                           ; LC_X53_Y49_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux9~270                                                                                                                           ; LC_X53_Y49_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|\i_gen_ack:count[6]~17                                                                                                                   ; LC_X65_Y51_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren0~13                                                                                                                                 ; LC_X52_Y42_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren1~13                                                                                                                                 ; LC_X56_Y42_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren2~13                                                                                                                                 ; LC_X56_Y42_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren3~16                                                                                                                                 ; LC_X52_Y42_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren4~18                                                                                                                                 ; LC_X48_Y48_N1 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren5~21                                                                                                                                 ; LC_X50_Y48_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren6~19                                                                                                                                 ; LC_X48_Y48_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren7~46                                                                                                                                 ; LC_X48_Y48_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|\i_gen_ack:count[9]~17                                                                                                                   ; LC_X52_Y40_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren0~13                                                                                                                                 ; LC_X54_Y40_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren1~13                                                                                                                                 ; LC_X54_Y40_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren2~13                                                                                                                                 ; LC_X54_Y40_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren3~16                                                                                                                                 ; LC_X53_Y38_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren4~11                                                                                                                                 ; LC_X48_Y48_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren5~11                                                                                                                                 ; LC_X50_Y48_N9 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren6~12                                                                                                                                 ; LC_X48_Y48_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren7~38                                                                                                                                 ; LC_X48_Y48_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|\i_gen_ack:count[17]~15                                                                                                                  ; LC_X50_Y43_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren0~13                                                                                                                                 ; LC_X54_Y40_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren1~13                                                                                                                                 ; LC_X54_Y40_N1 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren2~13                                                                                                                                 ; LC_X53_Y38_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren3~16                                                                                                                                 ; LC_X54_Y40_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren4~11                                                                                                                                 ; LC_X50_Y48_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren5~16                                                                                                                                 ; LC_X50_Y48_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren6~11                                                                                                                                 ; LC_X50_Y48_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren7~14                                                                                                                                 ; LC_X50_Y48_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.idle                                                                                                                                               ; LC_X41_Y42_N5 ; 22      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.start_raw                                                                                                                                          ; LC_X42_Y43_N5 ; 44      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_wren~14                                                                                                                                                ; LC_X44_Y39_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[8]~834                                                                                                                                               ; LC_X42_Y43_N4 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|readout_row_wren~6                                                                                                                                               ; LC_X44_Y39_N9 ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|ctrl_ps.register_temp                                                                                                                                                                        ; LC_X35_Y57_N5 ; 13      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|current_state.wr~287                                                                                                                                                                         ; LC_X42_Y54_N2 ; 2       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|reg_wren~4                                                                                                                                                                                   ; LC_X37_Y58_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|Selector11~43                                                                                                                                                             ; LC_X36_Y56_N5 ; 4       ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.idle~936                                                                                                                                                       ; LC_X37_Y56_N5 ; 1       ; Output enable             ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|rx_data_reg_en~23                                                                                                                                                         ; LC_X37_Y58_N4 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|start_or_en                                                                                                                                                               ; LC_X35_Y58_N2 ; 4       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|Equal0~66                                                                                                                                              ; LC_X36_Y59_N4 ; 33      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|us_count[0]~1354                                                                                                                                       ; LC_X36_Y60_N9 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|Equal0~70                                                                                                                                                             ; LC_X32_Y57_N0 ; 30      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|us_count[0]~2819                                                                                                                                                      ; LC_X33_Y56_N2 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~530                                                                                                                                                           ; LC_X35_Y44_N5 ; 23      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_off~569                                                                                                                                  ; LC_X78_Y34_N2 ; 100     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_off~570                                                                                                                                  ; LC_X78_Y49_N0 ; 100     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_off~571                                                                                                                                  ; LC_X61_Y52_N2 ; 100     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync                                                                                                                                               ; LC_X52_Y61_N0 ; 107     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|enable_counters                                                                                                                                                      ; LC_X32_Y51_N2 ; 65      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|address_on_delay_wren~22                                                                                                                                              ; LC_X36_Y51_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|feedback_delay_wren~38                                                                                                                                                ; LC_X44_Y51_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_wren~33                                                                                                                                                      ; LC_X36_Y51_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|resync_req_wren~35                                                                                                                                                    ; LC_X36_Y51_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_wren~17                                                                                                                                                    ; LC_X43_Y48_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_delay_wren~21                                                                                                                                                  ; LC_X27_Y52_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_num_wren~20                                                                                                                                                    ; LC_X36_Y51_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|Selector12~97                                                                                                                                                                                    ; LC_X51_Y60_N3 ; 4       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id0_ld~29                                                                                                                                                                                        ; LC_X51_Y60_N0 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id1_ld~29                                                                                                                                                                                        ; LC_X64_Y59_N6 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id2_ld~41                                                                                                                                                                                        ; LC_X64_Y59_N9 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id3_ld~37                                                                                                                                                                                        ; LC_X51_Y60_N4 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector5~11                                                                                                                                                              ; LC_X45_Y60_N8 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector6~138                                                                                                                                                             ; LC_X45_Y60_N3 ; 18      ; Sync. clear               ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector8~404                                                                                                                                                             ; LC_X43_Y61_N5 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.idle                                                                                                                                                           ; LC_X47_Y60_N0 ; 18      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo0_ld~22                                                                                                                                                                                    ; LC_X51_Y60_N5 ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo1_ld~67                                                                                                                                                                                    ; LC_X51_Y59_N7 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|wb_ps.send_temp                                                                                                                                                                                  ; LC_X46_Y53_N8 ; 35      ; Sync. load                ; no     ; --                   ; --               ;
; inclk                                                                                                                                                                                                                  ; PIN_K17       ; 1       ; Clock                     ; no     ; --                   ; --               ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                                                                          ; PLL_5         ; 13985   ; Clock                     ; yes    ; Global Clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2                                                                                                                                                                          ; PLL_5         ; 66      ; Clock                     ; yes    ; Global Clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                                                                          ; PLL_5         ; 400     ; Clock                     ; yes    ; Global Clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4                                                                                                                                                                          ; PLL_5         ; 1       ; Clock                     ; yes    ; Global Clock         ; GCLK13           ;
; rst                                                                                                                                                                                                                    ; LC_X51_Y34_N5 ; 12833   ; Async. clear, Async. load ; yes    ; Global Clock         ; GCLK7            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                    ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+
; Name                                                       ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71 ; LC_X51_Y33_N5 ; 88      ; Global Clock         ; GCLK1            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~78 ; LC_X51_Y1_N9  ; 111     ; Global Clock         ; GCLK6            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~79 ; LC_X51_Y33_N9 ; 116     ; Global Clock         ; GCLK0            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~80 ; LC_X51_Y1_N2  ; 130     ; Global Clock         ; GCLK4            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81 ; LC_X51_Y1_N5  ; 107     ; Global Clock         ; GCLK5            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72 ; LC_X53_Y33_N9 ; 89      ; Global Clock         ; GCLK3            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~83 ; LC_X95_Y29_N2 ; 118     ; Global Clock         ; GCLK8            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~84 ; LC_X53_Y33_N6 ; 119     ; Global Clock         ; GCLK9            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~85 ; LC_X95_Y33_N9 ; 128     ; Global Clock         ; GCLK10           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~86 ; LC_X95_Y33_N6 ; 111     ; Global Clock         ; GCLK11           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73 ; LC_X1_Y29_N2  ; 96      ; Global Clock         ; GCLK2            ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0              ; PLL_5         ; 13985   ; Global Clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2              ; PLL_5         ; 66      ; Global Clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3              ; PLL_5         ; 400     ; Global Clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4              ; PLL_5         ; 1       ; Global Clock         ; GCLK13           ;
; rst                                                        ; LC_X51_Y34_N5 ; 12833   ; Global Clock         ; GCLK7            ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold                                                                           ; 582     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on                                                                             ; 580     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle                                                                                           ; 302     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[5]~461 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[4]~460 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[3]~459 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[2]~458 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[1]~457 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~456 ; 188     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[5]                           ; 178     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[4]                           ; 178     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[3]                           ; 178     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[2]                           ; 178     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[1]                           ; 178     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[0]                           ; 178     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87                                                                                                   ; 176     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82                                                                                                   ; 176     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77                                                                                                   ; 176     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76                                                                                                   ; 176     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75                                                                                                   ; 176     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74                                                                                                   ; 176     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|WideOr14~53                                                                                                      ; 128     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|WideOr15~7                                                                                                       ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[14]~947                                                                                    ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[13]~946                                                                                    ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[12]~945                                                                                    ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[11]~944                                                                                    ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[10]~943                                                                                    ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[9]~942                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[8]~941                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[7]~940                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[6]~939                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[5]~938                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[4]~937                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_address[3]~936                                                                                     ; 128     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[5]~840                                                                                     ; 116     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[4]~839                                                                                     ; 116     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[3]~838                                                                                     ; 116     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[6]~837                                                                                     ; 116     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[7]~836                                                                                     ; 116     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_address[8]~835                                                                                     ; 116     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|WideOr11~12                                                                                                      ; 112     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|WideOr12~0                                                                                                       ; 112     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[2]~704                                                                                                 ; 107     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync                                                                                     ; 107     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[2]~703                                                                                                 ; 103     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~697                                                                                                 ; 101     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[3]~696                                                                                                 ; 101     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]~15                                                                                       ; 101     ;
; dispatch:i_dispatch|reg:hdr1|reg_o[18]~243                                                                                                                   ; 100     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF                                                                        ; Location                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dispatch:i_dispatch|altsyncram:buf|altsyncram_4kl3:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X39_Y53, M4K_X39_Y48, M4K_X39_Y61, M4K_X39_Y46, M4K_X39_Y49, M4K_X39_Y58, M4K_X39_Y52, M4K_X39_Y60, M4K_X39_Y51, M4K_X39_Y56, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y57, M4K_X39_Y47, M4K_X39_Y59, M4K_X39_Y54                                                                                                                                                                                               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_4202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_k441:dpram4|altsyncram_tqh1:altsyncram14|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X70_Y60, M512_X70_Y59                                                                                                                                                                                                                                                                                                                                                                                   ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_kpb1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X70_Y54, M512_X70_Y55                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35, M512_X49_Y37  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y11, M512_X4_Y14                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36, M512_X49_Y36 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y12                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y5, M512_X4_Y6                                                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 5     ; 0    ; 0      ; None                                                                       ; M512_X20_Y5, M512_X4_Y3, M512_X4_Y4, M512_X4_Y5, M512_X4_Y7                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X15_Y7, M4K_X15_Y8, M4K_X39_Y12, M4K_X39_Y10, M4K_X15_Y4, M4K_X15_Y2, M4K_X39_Y8, M4K_X39_Y7, M4K_X39_Y15, M4K_X39_Y14, M4K_X39_Y13, M4K_X39_Y11, M4K_X15_Y3, M4K_X15_Y1, M4K_X15_Y14, M4K_X15_Y13                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y17                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y5, M512_X70_Y8, M512_X55_Y6, M512_X55_Y4                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y2, M512_X76_Y6, M512_X70_Y10, M512_X76_Y2, M512_X55_Y2                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y4, M512_X70_Y9, M512_X55_Y7, M512_X55_Y5                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y3, M512_X76_Y7, M512_X70_Y11, M512_X76_Y3, M512_X55_Y3                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y39                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y40                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35, M512_X49_Y37  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y9, M4K_X15_Y11                                                                                                                                                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36, M512_X49_Y36 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y10, M512_X20_Y7, M4K_X15_Y12                                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y6, M4K_X15_Y5                                                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X20_Y4, M512_X20_Y1, M512_X20_Y2, M512_X20_Y5                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X39_Y5, M4K_X39_Y3, M4K_X80_Y9, M4K_X80_Y1, M4K_X80_Y6, M4K_X80_Y5, M4K_X39_Y6, M4K_X39_Y1, M4K_X80_Y7, M4K_X80_Y3, M4K_X80_Y8, M4K_X80_Y2, M4K_X39_Y4, M4K_X80_Y4, M4K_X39_Y9, M4K_X39_Y2                                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y16                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y5, M512_X76_Y9, M512_X70_Y7, M512_X55_Y8                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y7, M512_X92_Y11, M512_X92_Y8, M512_X92_Y4, M512_X76_Y1                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y4, M512_X76_Y8, M512_X70_Y6, M512_X49_Y8                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y6, M512_X92_Y10, M512_X92_Y9, M512_X92_Y5, M512_X92_Y1                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y39                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y40                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35, M512_X49_Y37  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y16, M4K_X15_Y9                                                                                                                                                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36, M512_X49_Y36 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y17, M4K_X15_Y10                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y15, M4K_X15_Y6                                                                                                                                                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 5     ; 0    ; 0      ; None                                                                       ; M512_X20_Y16, M512_X20_Y15, M512_X20_Y14, M512_X20_Y6, M512_X20_Y4                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X80_Y38, M4K_X80_Y32, M4K_X39_Y38, M4K_X39_Y39, M4K_X80_Y42, M4K_X80_Y36, M4K_X39_Y36, M4K_X39_Y33, M4K_X39_Y41, M4K_X39_Y40, M4K_X80_Y37, M4K_X80_Y33, M4K_X80_Y41, M4K_X80_Y43, M4K_X39_Y34, M4K_X39_Y37                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y22                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y17, M512_X70_Y15, M512_X70_Y12, M512_X55_Y17                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y16, M512_X76_Y14, M512_X76_Y12, M512_X76_Y10, M512_X55_Y1                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X70_Y16, M512_X70_Y14, M512_X70_Y13, M512_X55_Y18                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y17, M512_X76_Y15, M512_X76_Y13, M512_X76_Y11, M512_X70_Y1                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y39                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y40                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35, M512_X49_Y37  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 1    ; 0      ; None                                                                       ; M512_X4_Y14, M4K_X15_Y18                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 29    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36, M512_X49_Y36 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y12, M512_X4_Y15, M512_X4_Y16, M512_X4_Y17, M512_X4_Y18                                                                                                                                                                                                                                                                                                                                              ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y6, M512_X4_Y8, M512_X4_Y13, M512_X4_Y10                                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y7, M512_X4_Y9, M512_X4_Y12, M512_X4_Y11                                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X80_Y26, M4K_X80_Y27, M4K_X80_Y10, M4K_X80_Y11, M4K_X80_Y22, M4K_X80_Y24, M4K_X80_Y28, M4K_X80_Y31, M4K_X80_Y25, M4K_X80_Y23, M4K_X80_Y14, M4K_X80_Y15, M4K_X80_Y13, M4K_X80_Y12, M4K_X80_Y29, M4K_X80_Y30                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y20                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X49_Y15, M512_X55_Y9, M512_X55_Y11, M512_X49_Y17                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X55_Y20, M512_X55_Y16, M512_X55_Y14, M512_X70_Y19, M512_X55_Y21                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X49_Y16, M512_X55_Y10, M512_X55_Y12, M512_X49_Y18                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X55_Y19, M512_X55_Y15, M512_X55_Y13, M512_X70_Y18, M512_X55_Y22                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 4     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35, M512_X70_Y37                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y39                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 4     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34, M512_X70_Y36                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y40                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y24, M4K_X15_Y21                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y23, M4K_X15_Y20                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y22, M4K_X15_Y19                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 5     ; 0    ; 0      ; None                                                                       ; M512_X4_Y22, M512_X4_Y21, M512_X4_Y20, M512_X4_Y19, M512_X20_Y19                                                                                                                                                                                                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X39_Y35, M4K_X39_Y30, M4K_X39_Y32, M4K_X39_Y31, M4K_X15_Y25, M4K_X15_Y26, M4K_X39_Y28, M4K_X39_Y29, M4K_X39_Y26, M4K_X39_Y27, M4K_X15_Y33, M4K_X15_Y32, M4K_X15_Y31, M4K_X15_Y27, M4K_X15_Y35, M4K_X15_Y34                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y24                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y16                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y18, M512_X92_Y17, M512_X92_Y15, M512_X92_Y13, M512_X92_Y3                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y17                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X76_Y19, M512_X92_Y16, M512_X92_Y14, M512_X92_Y12, M512_X92_Y2                                                                                                                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y39, M512_X92_Y39                                                                                                                                                                                                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y40, M512_X92_Y40                                                                                                                                                                                                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y29                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y30                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y18, M4K_X15_Y28                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y18, M512_X4_Y29, M512_X4_Y28, M512_X4_Y27                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X15_Y49, M4K_X15_Y48, M4K_X15_Y47, M4K_X15_Y46, M4K_X15_Y60, M4K_X15_Y58, M4K_X15_Y57, M4K_X15_Y51, M4K_X15_Y52, M4K_X15_Y50, M4K_X15_Y61, M4K_X15_Y59, M4K_X15_Y53, M4K_X15_Y54, M4K_X15_Y55, M4K_X15_Y56                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y21                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y20                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y30, M512_X92_Y27, M512_X92_Y29, M512_X92_Y24, M512_X92_Y36                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y21                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y31, M512_X92_Y26, M512_X92_Y28, M512_X92_Y25, M512_X92_Y37                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y39, M512_X92_Y44                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y40, M512_X92_Y43                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y29, M4K_X15_Y24                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y30, M4K_X15_Y23                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y28, M4K_X15_Y22                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y26, M512_X4_Y24, M512_X4_Y23, M512_X4_Y22                                                                                                                                                                                                                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X80_Y48, M4K_X80_Y47, M4K_X80_Y60, M4K_X80_Y59, M4K_X80_Y55, M4K_X80_Y51, M4K_X80_Y49, M4K_X80_Y46, M4K_X80_Y54, M4K_X80_Y53, M4K_X80_Y56, M4K_X80_Y57, M4K_X80_Y61, M4K_X80_Y58, M4K_X80_Y50, M4K_X80_Y52                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y23                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y19                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X55_Y26, M512_X55_Y28, M512_X55_Y30, M512_X55_Y24, M512_X70_Y33                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y18                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X55_Y25, M512_X55_Y27, M512_X55_Y29, M512_X55_Y23, M512_X76_Y33                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y44, M512_X92_Y42                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y43, M512_X92_Y41                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y19, M512_X49_Y13, M512_X26_Y13, M512_X26_Y15, M512_X20_Y11, M512_X26_Y2, M512_X20_Y13, M512_X26_Y8, M512_X20_Y8, M512_X26_Y17, M512_X26_Y11, M512_X26_Y4, M512_X26_Y6, M512_X49_Y6, M512_X20_Y3, M512_X49_Y5, M512_X49_Y9, M512_X49_Y11, M512_X49_Y20, M512_X49_Y21, M512_X49_Y24, M512_X49_Y26, M512_X26_Y34, M512_X49_Y27, M512_X20_Y35, M512_X49_Y29, M512_X20_Y34, M512_X26_Y35                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y21, M4K_X15_Y16                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 28    ; 0    ; 0      ; None                                                                       ; M512_X26_Y18, M512_X49_Y14, M512_X26_Y12, M512_X26_Y14, M512_X20_Y10, M512_X26_Y1, M512_X20_Y12, M512_X26_Y9, M512_X20_Y9, M512_X26_Y16, M512_X26_Y10, M512_X26_Y5, M512_X26_Y7, M512_X49_Y7, M512_X26_Y3, M512_X49_Y4, M512_X49_Y10, M512_X49_Y12, M512_X49_Y19, M512_X49_Y22, M512_X49_Y23, M512_X49_Y25, M512_X26_Y33, M512_X49_Y28, M512_X20_Y36, M512_X49_Y30, M512_X20_Y33, M512_X26_Y36               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y20, M4K_X15_Y17                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y19, M4K_X15_Y15                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X20_Y19, M512_X20_Y18, M512_X20_Y17, M512_X20_Y16                                                                                                                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_lmk1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X39_Y45, M4K_X39_Y44, M4K_X80_Y45, M4K_X39_Y43, M4K_X15_Y37, M4K_X15_Y38, M4K_X15_Y39, M4K_X15_Y40, M4K_X15_Y45, M4K_X15_Y42, M4K_X15_Y44, M4K_X15_Y43, M4K_X80_Y44, M4K_X39_Y42, M4K_X15_Y36, M4K_X15_Y41                                                                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_agh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y25                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y19                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y23, M512_X92_Y18, M512_X92_Y20, M512_X92_Y33, M512_X92_Y34                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y18                                                                                                                                                                                                                                                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6h02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 5     ; 0    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M512_X92_Y22, M512_X92_Y19, M512_X92_Y21, M512_X92_Y32, M512_X92_Y35                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y35, M512_X76_Y36, M512_X76_Y35, M512_X70_Y35                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y42, M512_X92_Y45                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 3     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y34, M512_X76_Y37, M512_X76_Y34, M512_X70_Y34                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y41, M512_X92_Y38                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y47, M512_X26_Y52, M512_X26_Y60, M512_X20_Y57                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y33, M512_X4_Y37                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y46, M512_X20_Y51, M512_X26_Y58, M512_X4_Y58                                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X20_Y37, M512_X26_Y37                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y48, M512_X26_Y51, M512_X26_Y59, M512_X20_Y58                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y31, M512_X4_Y38                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y45, M512_X20_Y52, M512_X26_Y57, M512_X4_Y57                                                                                                                                                                                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y32, M512_X4_Y41                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y51, M512_X20_Y54, M512_X26_Y55, M512_X20_Y60                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y30, M512_X4_Y34                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y50, M512_X20_Y53, M512_X26_Y56, M512_X26_Y61                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y39, M512_X4_Y40                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y52, M512_X20_Y56, M512_X26_Y53, M512_X20_Y59                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y42, M512_X4_Y43                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 4     ; 0    ; 0      ; None                                                                       ; M512_X4_Y49, M512_X20_Y55, M512_X26_Y54, M512_X20_Y61                                                                                                                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X4_Y35, M512_X4_Y36                                                                                                                                                                                                                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y59, M512_X49_Y60                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X76_Y57, M512_X76_Y53                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y59, M512_X55_Y60                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X76_Y55, M512_X70_Y57                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y56, M512_X49_Y55                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X76_Y56, M512_X76_Y51                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y54, M512_X55_Y56                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X76_Y54, M512_X76_Y52                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y58, M512_X49_Y61                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y53, M512_X92_Y51                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y57, M512_X55_Y57                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y54, M512_X92_Y50                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y58, M512_X55_Y61                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y55, M512_X92_Y49                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y55, M512_X70_Y56                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X92_Y56, M512_X92_Y52                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y31, M512_X55_Y44                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y31, M512_X55_Y43                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y40, M512_X55_Y45                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y32, M512_X55_Y42                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y44, M512_X49_Y49                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y34, M512_X49_Y50                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y33, M512_X49_Y48                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y42, M512_X49_Y47                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y38, M512_X55_Y46                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y36, M512_X55_Y50                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y35, M512_X55_Y49                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y33, M512_X55_Y51                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y39, M512_X55_Y52                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y46, M512_X70_Y53                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y41, M512_X49_Y51                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y38, M512_X49_Y52                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y34, M512_X55_Y41                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y32, M512_X55_Y48                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y37, M512_X70_Y52                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X55_Y39, M512_X55_Y47                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y43, M512_X70_Y51                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y45, M512_X49_Y53                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y40, M512_X49_Y54                                                                                                                                                                                                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_10x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_vgo1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 10           ; 64           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 640   ; 64                          ; 10                          ; 64                          ; 10                          ; 640                 ; 2     ; 0    ; 0      ; None                                                                       ; M512_X49_Y35, M512_X55_Y53                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 112               ;
; Simple Multipliers (18-bit)      ; 2           ; 4                   ; 56                ;
; Simple Multipliers (36-bit)      ; 9           ; 1                   ; 14                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 28                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 56                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 28                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 28                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 14                ;
; DSP Blocks                       ; 11          ; --                  ; 14                ;
; DSP Block 9-bit Elements         ; 76          ; 8                   ; 112               ;
; Signed Multipliers               ; 11          ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_hlr:auto_generated|result[0]                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X86_Y35_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_hlr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X85_Y41_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_hlr:auto_generated|result[0]                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X86_Y43_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_hlr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X85_Y49_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_out5                                                                                                                                                 ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y54_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult1                                                                                                                                             ;                            ; DSPMULT_X10_Y60_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult2                                                                                                                                             ;                            ; DSPMULT_X10_Y58_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult3                                                                                                                                             ;                            ; DSPMULT_X10_Y56_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult4                                                                                                                                             ;                            ; DSPMULT_X10_Y54_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y35_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y41_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y37_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y35_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y17_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y17_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y25_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y31_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y29_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y25_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y17_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y17_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y9_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y11_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y9_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y1_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y3_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y1_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y1_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y3_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y1_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y9_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y11_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y9_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------------+
; Interconnect Usage Summary                              ;
+-----------------------------+---------------------------+
; Interconnect Resource Type  ; Usage                     ;
+-----------------------------+---------------------------+
; C16 interconnects           ; 2,815 / 7,039 ( 40 % )    ;
; C4 interconnects            ; 26,965 / 109,820 ( 25 % ) ;
; C8 interconnects            ; 8,671 / 24,220 ( 36 % )   ;
; DIFFIOCLKs                  ; 0 / 32 ( 0 % )            ;
; DQS bus muxes               ; 0 / 76 ( 0 % )            ;
; DQS-16 I/O buses            ; 0 / 8 ( 0 % )             ;
; DQS-32 I/O buses            ; 0 / 4 ( 0 % )             ;
; DQS-8 I/O buses             ; 0 / 20 ( 0 % )            ;
; Direct links                ; 3,830 / 163,680 ( 2 % )   ;
; Fast regional clocks        ; 0 / 32 ( 0 % )            ;
; Global clocks               ; 16 / 16 ( 100 % )         ;
; I/O buses                   ; 150 / 404 ( 37 % )        ;
; LUT chains                  ; 1,661 / 37,125 ( 4 % )    ;
; Local routing interconnects ; 0 / 41,250 ( 0 % )        ;
; R24 interconnects           ; 3,684 / 7,259 ( 51 % )    ;
; R4 interconnects            ; 42,079 / 222,840 ( 19 % ) ;
; R8 interconnects            ; 11,901 / 36,138 ( 33 % )  ;
; Regional clocks             ; 0 / 16 ( 0 % )            ;
+-----------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+--------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 7.14) ; Number of LABs  (Total = 2971) ;
+--------------------------------------------+--------------------------------+
; 1                                          ; 56                             ;
; 2                                          ; 73                             ;
; 3                                          ; 98                             ;
; 4                                          ; 198                            ;
; 5                                          ; 365                            ;
; 6                                          ; 423                            ;
; 7                                          ; 341                            ;
; 8                                          ; 381                            ;
; 9                                          ; 241                            ;
; 10                                         ; 795                            ;
+--------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.49) ; Number of LABs  (Total = 2971) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 2440                           ;
; 1 Async. load                      ; 6                              ;
; 1 Clock                            ; 2422                           ;
; 1 Clock enable                     ; 1188                           ;
; 1 Invert A                         ; 32                             ;
; 1 Sync. clear                      ; 153                            ;
; 1 Sync. load                       ; 40                             ;
; 2 Clock enables                    ; 1034                           ;
; 2 Clocks                           ; 87                             ;
+------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 7.84) ; Number of LABs  (Total = 2971) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 37                             ;
; 1                                           ; 45                             ;
; 2                                           ; 70                             ;
; 3                                           ; 73                             ;
; 4                                           ; 134                            ;
; 5                                           ; 202                            ;
; 6                                           ; 371                            ;
; 7                                           ; 368                            ;
; 8                                           ; 466                            ;
; 9                                           ; 286                            ;
; 10                                          ; 674                            ;
; 11                                          ; 74                             ;
; 12                                          ; 43                             ;
; 13                                          ; 21                             ;
; 14                                          ; 13                             ;
; 15                                          ; 11                             ;
; 16                                          ; 3                              ;
; 17                                          ; 17                             ;
; 18                                          ; 10                             ;
; 19                                          ; 14                             ;
; 20                                          ; 39                             ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 6.26) ; Number of LABs  (Total = 2971) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 45                             ;
; 1                                               ; 129                            ;
; 2                                               ; 239                            ;
; 3                                               ; 268                            ;
; 4                                               ; 320                            ;
; 5                                               ; 375                            ;
; 6                                               ; 322                            ;
; 7                                               ; 242                            ;
; 8                                               ; 278                            ;
; 9                                               ; 166                            ;
; 10                                              ; 413                            ;
; 11                                              ; 52                             ;
; 12                                              ; 24                             ;
; 13                                              ; 19                             ;
; 14                                              ; 5                              ;
; 15                                              ; 9                              ;
; 16                                              ; 0                              ;
; 17                                              ; 2                              ;
; 18                                              ; 11                             ;
; 19                                              ; 13                             ;
; 20                                              ; 39                             ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 15.02) ; Number of LABs  (Total = 2971) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 0                              ;
; 3                                            ; 8                              ;
; 4                                            ; 42                             ;
; 5                                            ; 40                             ;
; 6                                            ; 45                             ;
; 7                                            ; 52                             ;
; 8                                            ; 41                             ;
; 9                                            ; 84                             ;
; 10                                           ; 86                             ;
; 11                                           ; 200                            ;
; 12                                           ; 174                            ;
; 13                                           ; 184                            ;
; 14                                           ; 281                            ;
; 15                                           ; 316                            ;
; 16                                           ; 327                            ;
; 17                                           ; 266                            ;
; 18                                           ; 279                            ;
; 19                                           ; 183                            ;
; 20                                           ; 119                            ;
; 21                                           ; 45                             ;
; 22                                           ; 17                             ;
; 23                                           ; 68                             ;
; 24                                           ; 91                             ;
; 25                                           ; 11                             ;
; 26                                           ; 12                             ;
+----------------------------------------------+--------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Error detection CRC                          ; On                  ;
; Error check frequency divisor                ; 1                   ;
; nWS, nRS, nCS, CS                            ; Unreserved          ;
; RDYnBUSY                                     ; Unreserved          ;
; Data[7..1]                                   ; Unreserved          ;
; Data[0]                                      ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                                  ;
+--------------------------------------------------------------------------------+---------------------------------------+
; Name                                                                           ; Value                                 ;
+--------------------------------------------------------------------------------+---------------------------------------+
; Mid Wire Use - Fit Attempt 1                                                   ; 20                                    ;
; Mid Slack - Fit Attempt 1                                                      ; 1124                                  ;
; Internal Atom Count - Fit Attempt 1                                            ; 20162                                 ;
; LE/ALM Count - Fit Attempt 1                                                   ; 20162                                 ;
; LAB Count - Fit Attempt 1                                                      ; 2929                                  ;
; Outputs per Lab - Fit Attempt 1                                                ; 7.902                                 ;
; Inputs per LAB - Fit Attempt 1                                                 ; 15.216                                ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 1.557                                 ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:2917;1:12                           ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:856;1:1163;2:910                    ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:787;1:1151;2:935;3:56               ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:787;1:1151;2:935;3:56               ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:659;1:193;2:1097;3:925;4:55         ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:659;1:193;2:1097;3:925;4:55         ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:2767;1:162                          ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:2657;1:67;2:161;3:44                ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:854;1:2039;2:36                     ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:621;1:95;2:1918;3:91;4:143;5:60;6:1 ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:661;1:926;2:1342                    ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:2917;1:12                           ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:661;1:2090;2:178                    ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:1293;1:1636                         ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 0:230;1:2699                          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:2326;1:603                          ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:2929                                ;
; LEs in Chains - Fit Attempt 1                                                  ; 5254                                  ;
; LEs in Long Chains - Fit Attempt 1                                             ; 5005                                  ;
; LABs with Chains - Fit Attempt 1                                               ; 638                                   ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 7                                     ;
; Time - Fit Attempt 1                                                           ; 95                                    ;
; Time in tsm_tan.dll - Fit Attempt 1                                            ; 17.296                                ;
+--------------------------------------------------------------------------------+---------------------------------------+


+------------------------------------------------+
; Advanced Data - Placement                      ;
+--------------------------------------+---------+
; Name                                 ; Value   ;
+--------------------------------------+---------+
; Early Wire Use - Fit Attempt 1       ; 17      ;
; Early Slack - Fit Attempt 1          ; -10275  ;
; Mid Wire Use - Fit Attempt 1         ; 27      ;
; Mid Slack - Fit Attempt 1            ; 348     ;
; Late Wire Use - Fit Attempt 1        ; 30      ;
; Late Slack - Fit Attempt 1           ; 597     ;
; Peak Regional Wire - Fit Attempt 1   ; 81.381  ;
; Time - Fit Attempt 1                 ; 780     ;
; Time in fit_fsyn.dll - Fit Attempt 1 ; 369.750 ;
; Time in tsm_tan.dll - Fit Attempt 1  ; 218.995 ;
+--------------------------------------+---------+


+----------------------------------------------+
; Advanced Data - Routing                      ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Slack - Fit Attempt 1         ; 1351   ;
; Early Wire Use - Fit Attempt 1      ; 31     ;
; Peak Regional Wire - Fit Attempt 1  ; 55     ;
; Mid Slack - Fit Attempt 1           ; 613    ;
; Late Slack - Fit Attempt 1          ; 807    ;
; Late Slack - Fit Attempt 1          ; 807    ;
; Late Wire Use - Fit Attempt 1       ; 29     ;
; Time - Fit Attempt 1                ; 3228   ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 47.140 ;
+-------------------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Apr 25 17:00:54 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off readout_card -c readout_card
Info: Parallel compilation will use up to 2 processor(s)
Info: Selected device EP1S40F780C6 for design "readout_card"
Info: Implemented Enhanced for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
Info: Implementing parameter values for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk2 port
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk3 port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (10000 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk4 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1S10F780C6 is compatible
    Info: Device EP1S10F780I6 is compatible
    Info: Device EP1S10F780C6ES is compatible
    Info: Device EP1S20F780C6 is compatible
    Info: Device EP1S20F780I6 is compatible
    Info: Device EP1S25F780C6 is compatible
    Info: Device EP1S25F780I6 is compatible
    Info: Device EP1S30F780C6 is compatible
    Info: Device EP1S30F780I6 is compatible
    Info: Device EP1S30F780C6_HARDCOPY_FPGA_PROTOTYPE is compatible
    Info: Device EP1S40F780I6 is compatible
    Info: Device EP1S40F780C6_HARDCOPY_FPGA_PROTOTYPE is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~CRC_ERROR~ is reserved at location AA20
    Info: Pin ~DATA0~ is reserved at location H12
Info: Completed LVDS Placement Operation Initializations
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_8ho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87"
Info: Completed User Assigned Global Signals Promotion Operation
Info: Completed Regular LVDS Placement Operation
Info: Promoted PLL clock signals
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk0" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk3" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk2" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk4" to use global clock
Info: Completed PLL Placement Operation
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~78" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~79" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~80" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~83" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~84" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~85" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~86" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Automatically promoted signal "rst" to use Global clock
Info: Completed Auto Global Promotion Operation
Info: Completed Flexible LVDS Placement Operation
Warning: Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter - later changes to this connectivity will change fitting results
    Warning: Differential I/O pin adc1_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc2_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc3_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc4_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc5_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc6_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc7_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc8_clk does not connect to any SERDES receiver or transmitter
Info: Starting register packing
Info: Finished register packing: elapsed time is 00:01:42
Warning: Output port clk0 of PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:04:10
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "eeprom_cs" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_sck" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_si" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_so" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[0]" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[1]" is assigned to location or region, but does not exist in design
    Warning: Node "minus7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n15Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_in" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_rx" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_tx" is assigned to location or region, but does not exist in design
    Warning: Node "rx" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[16]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[17]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[18]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[19]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nbhe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nble" is assigned to location or region, but does not exist in design
    Warning: Node "sram_ncs" is assigned to location or region, but does not exist in design
    Warning: Node "sram_noe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nwe" is assigned to location or region, but does not exist in design
    Warning: Node "tx" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9764"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9761"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9758"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9734"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9731"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9728"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9725"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9722"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9719"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 31. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 31. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 31. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 31. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~524"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~521"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~518"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~494"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~491"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~488"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~485"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~482"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~479"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 32 logic cells and starting on logic cell "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 30. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~539"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~537"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~535"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~533"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~531"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~529"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~527"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~525"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~523"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~521"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~519"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~517"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~515"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~513"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~511"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~509"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~507"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~505"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~503"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~501"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~499"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~497"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~495"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~493"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~491"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~489"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~487"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~485"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~483"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~481"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~479"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~477"
Info: Fitter placement preparation operations ending: elapsed time is 00:01:35
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm combinational resynthesis using functional decomposition
Info: Physical synthesis algorithm combinational resynthesis using functional decomposition complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 7 ps
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated slack improvement of 6 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:06:09
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:13:00
Info: Estimated most critical path is register to memory delay of 18.889 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y33; Fanout = 334; REG Node = 'dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle'
    Info: 2: + IC(2.064 ns) + CELL(0.332 ns) = 2.396 ns; Loc. = LAB_X51_Y1; Fanout = 98; COMB Node = 'dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81'
    Info: 3: + IC(4.381 ns) + CELL(0.332 ns) = 7.109 ns; Loc. = LAB_X56_Y58; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]~_Duplicate_88221'
    Info: 4: + IC(0.242 ns) + CELL(0.459 ns) = 7.810 ns; Loc. = LAB_X57_Y58; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]~_Duplicate_88222'
    Info: 5: + IC(0.803 ns) + CELL(0.459 ns) = 9.072 ns; Loc. = LAB_X58_Y61; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux195~937'
    Info: 6: + IC(1.950 ns) + CELL(0.087 ns) = 11.109 ns; Loc. = LAB_X61_Y44; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux195~943'
    Info: 7: + IC(0.427 ns) + CELL(0.087 ns) = 11.623 ns; Loc. = LAB_X61_Y44; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux195~938'
    Info: 8: + IC(0.301 ns) + CELL(0.213 ns) = 12.137 ns; Loc. = LAB_X61_Y44; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux195~942'
    Info: 9: + IC(1.881 ns) + CELL(0.087 ns) = 14.105 ns; Loc. = LAB_X45_Y52; Fanout = 3; COMB Node = 'flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux22~1047'
    Info: 10: + IC(0.919 ns) + CELL(0.332 ns) = 15.356 ns; Loc. = LAB_X44_Y54; Fanout = 1; COMB Node = 'Mux22~1712'
    Info: 11: + IC(0.301 ns) + CELL(0.213 ns) = 15.870 ns; Loc. = LAB_X44_Y54; Fanout = 1; COMB Node = 'Mux22~1713'
    Info: 12: + IC(0.055 ns) + CELL(0.459 ns) = 16.384 ns; Loc. = LAB_X44_Y54; Fanout = 1; COMB Node = 'dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]~_Duplicate_8485'
    Info: 13: + IC(1.175 ns) + CELL(0.087 ns) = 17.646 ns; Loc. = LAB_X43_Y57; Fanout = 1; COMB Node = 'dispatch:i_dispatch|Selector37~273'
    Info: 14: + IC(0.972 ns) + CELL(0.271 ns) = 18.889 ns; Loc. = M4K_X39_Y57; Fanout = 1; MEM Node = 'dispatch:i_dispatch|altsyncram:buf|altsyncram_4kl3:auto_generated|ram_block1a9~porta_datain_reg0'
    Info: Total cell delay = 3.418 ns ( 18.10 % )
    Info: Total interconnect delay = 15.471 ns ( 81.90 % )
Info: Fitter routing operations beginning
Info: The Fitter is enabling the conservative CRC routing mode
Info: Average interconnect usage is 28% of the available device resources
    Info: Peak interconnect usage is 54% of the available device resources in the region that extends from location X36_Y12 to location X47_Y24
Info: Fitter routing operations ending: elapsed time is 00:53:48
Info: Fitter merged 102 physical RAM blocks that contain multiple logical RAM block slices into a single location
    Info: Following physical RAM blocks contain multiple logical RAM block slices
        Info: Physical RAM block M512_X26_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
        Info: Physical RAM block M512_X26_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
        Info: Physical RAM block M512_X49_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
        Info: Physical RAM block M512_X49_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
        Info: Physical RAM block M512_X26_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
        Info: Physical RAM block M512_X26_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
        Info: Physical RAM block M512_X26_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
        Info: Physical RAM block M512_X26_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
        Info: Physical RAM block M512_X20_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
        Info: Physical RAM block M512_X20_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
        Info: Physical RAM block M512_X26_Y2 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
        Info: Physical RAM block M512_X26_Y1 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
        Info: Physical RAM block M512_X20_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M512_X20_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M512_X26_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
        Info: Physical RAM block M512_X26_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
        Info: Physical RAM block M512_X20_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
        Info: Physical RAM block M512_X20_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
        Info: Physical RAM block M512_X26_Y17 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M512_X26_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M512_X26_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
        Info: Physical RAM block M512_X26_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
        Info: Physical RAM block M512_X26_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
        Info: Physical RAM block M512_X26_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
        Info: Physical RAM block M512_X26_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
        Info: Physical RAM block M512_X26_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
        Info: Physical RAM block M512_X49_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M512_X49_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M512_X20_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
        Info: Physical RAM block M512_X26_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
        Info: Physical RAM block M512_X49_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
        Info: Physical RAM block M512_X49_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
        Info: Physical RAM block M512_X49_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M512_X49_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M512_X49_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M512_X49_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M512_X49_Y20 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
        Info: Physical RAM block M512_X49_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
        Info: Physical RAM block M512_X49_Y21 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
        Info: Physical RAM block M512_X49_Y22 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
        Info: Physical RAM block M512_X49_Y24 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M512_X49_Y23 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M512_X49_Y26 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
        Info: Physical RAM block M512_X49_Y25 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
        Info: Physical RAM block M512_X26_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X26_Y33 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X49_Y27 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
        Info: Physical RAM block M512_X49_Y28 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
        Info: Physical RAM block M512_X20_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
        Info: Physical RAM block M512_X20_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
        Info: Physical RAM block M512_X76_Y37 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X76_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X49_Y29 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X49_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X20_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X20_Y33 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X76_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X76_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X26_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X26_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X70_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X70_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X49_Y37 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X49_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X92_Y40 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X92_Y39 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X92_Y43 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X92_Y44 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X92_Y41 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X92_Y42 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X4_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
        Info: Physical RAM block M512_X4_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
        Info: Physical RAM block M512_X4_Y22 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M512_X20_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M512_X20_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
        Info: Physical RAM block M512_X20_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
        Info: Physical RAM block M512_X20_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
        Info: Physical RAM block M512_X4_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
        Info: Physical RAM block M512_X4_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
        Info: Physical RAM block M4K_X80_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X80_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X80_Y40 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X80_Y39 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_deo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X15_Y29 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y24 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X15_Y23 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X15_Y21 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X15_Y20 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X15_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X15_Y17 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X15_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X15_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X15_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M4K_X15_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
        Info: Physical RAM block M4K_X15_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
        Info: Physical RAM block M4K_X15_Y28 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
        Info: Physical RAM block M4K_X15_Y22 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
        Info: Physical RAM block M4K_X15_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
        Info: Physical RAM block M4K_X15_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
        Info: Physical RAM block M4K_X15_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
        Info: Physical RAM block M4K_X15_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_7ho1:auto_generated|ram_block1a28"
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 39 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin lvds_txb has GND driving its datain port
    Info: Pin ttl_dir1 has GND driving its datain port
    Info: Pin ttl_out1 has GND driving its datain port
    Info: Pin ttl_dir2 has GND driving its datain port
    Info: Pin ttl_out2 has GND driving its datain port
    Info: Pin ttl_dir3 has GND driving its datain port
    Info: Pin ttl_out3 has GND driving its datain port
    Info: Pin mictor[0] has GND driving its datain port
    Info: Pin mictor[1] has GND driving its datain port
    Info: Pin mictor[2] has GND driving its datain port
    Info: Pin mictor[3] has GND driving its datain port
    Info: Pin mictor[4] has GND driving its datain port
    Info: Pin mictor[5] has GND driving its datain port
    Info: Pin mictor[6] has GND driving its datain port
    Info: Pin mictor[7] has GND driving its datain port
    Info: Pin mictor[8] has GND driving its datain port
    Info: Pin mictor[9] has GND driving its datain port
    Info: Pin mictor[10] has GND driving its datain port
    Info: Pin mictor[11] has GND driving its datain port
    Info: Pin mictor[12] has GND driving its datain port
    Info: Pin mictor[13] has GND driving its datain port
    Info: Pin mictor[14] has GND driving its datain port
    Info: Pin mictor[15] has GND driving its datain port
    Info: Pin mictor[16] has GND driving its datain port
    Info: Pin mictor[17] has GND driving its datain port
    Info: Pin mictor[18] has GND driving its datain port
    Info: Pin mictor[19] has GND driving its datain port
    Info: Pin mictor[20] has GND driving its datain port
    Info: Pin mictor[21] has GND driving its datain port
    Info: Pin mictor[22] has GND driving its datain port
    Info: Pin mictor[23] has GND driving its datain port
    Info: Pin mictor[24] has GND driving its datain port
    Info: Pin mictor[25] has GND driving its datain port
    Info: Pin mictor[26] has GND driving its datain port
    Info: Pin mictor[27] has GND driving its datain port
    Info: Pin mictor[28] has GND driving its datain port
    Info: Pin mictor[29] has GND driving its datain port
    Info: Pin mictor[30] has GND driving its datain port
    Info: Pin mictor[31] has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: id_thermo:i_id_thermo|one_wire_master:master|Selector7~887 (inverted)
        Info: Type bidirectional pin card_id uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: fpga_thermo:i_fpga_thermo|smb_master:master2|pres_state.idle~936
        Info: Type bidirectional pin smb_data uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.fit.smsg
Info: Parallel compilation was enabled and used an average of 1.1 processors and a maximum of 2 processor(s) on your system out of 2 processor(s) allowed
    Info: 7% of process time was spent using 2 processors
    Info: 93% of process time was spent using 1 processor
Info: Quartus II Fitter was successful. 0 errors, 141 warnings
    Info: Allocated 522 megabytes of memory during processing
    Info: Processing ended: Fri Apr 25 18:17:33 2008
    Info: Elapsed time: 01:16:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.fit.smsg.


