// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Tue May 12 10:36:59 2020
// Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
// Command     : write_verilog -force -mode funcsim
//               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_9/rom_lut_calo_inv_dr_sq_9_sim_netlist.v
// Design      : rom_lut_calo_inv_dr_sq_9
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "rom_lut_calo_inv_dr_sq_9,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module rom_lut_calo_inv_dr_sq_9
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_9.mem" *) 
  (* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_9.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7C17D5D61C8532348C17E6E71D9643458D28E6E82D9654469D28F6E82D975446),
    .INIT_01(256'h27C18F70A51ECBBC48D3A192C730EDEE5AF4B2B4E9520F007B06C4C50B742113),
    .INIT_02(256'hAD27E5D5FA52FEEEC05A18092D953223F37D3A3B50C9655615AF6D5E83FC9889),
    .INIT_03(256'hD05AF6E6F940DBBB048D3A2A4E95210047C17E6E82DA75557BF4B292C62EBA9A),
    .INIT_04(256'hCF38D3A2A4EA6321148D28F70A40CA8858C17D4C5FA620FF9C15B291A4FB8655),
    .INIT_05(256'h8BE27C291A4EA642E048C29081B61ECA359D28F6E72D85328BE38E4C4E83FDBA),
    .INIT_06(256'h1358C16D4C5E941E79CF38E4C4D71DA8DF26AF5C3B5FA631358C06C3A3C72EBA),
    .INIT_07(256'h679BE27C391A3E95DE036AF5B2A3D830457AE27D4B3D72DAACE15AF5C4C50B74),
    .INIT_08(256'h89ABD048E3A2A3D8002369D27D4C5E9478ACE26B07E6F94FF0147AF4A08093EA),
    .INIT_09(256'h87789BE15A06D5D70001358B05B181A4889ACE15AF5C4C60001357BF4907F82C),
    .INIT_0A(256'h53222357AE27D3A3EDCCCEF259E39080765568AD049F5C4DFEEF0247BF4A191A),
    .INIT_0B(256'h0DBA999ACE15AF4B975444568BE27C2920FEEEF136AE3907CA9889ACF26B06D5),
    .INIT_0C(256'h8520ECCCCDF148C12FCA98778ACE26A0C9754333468BF38E631FEEEF0258C17D),
    .INIT_0D(256'hFB730ECBAAABCF15A62FCA877779AD0440DA754334568BF3EB75310000246AD2),
    .INIT_0E(256'h5FA62EB8654334570A61DA7532112347A51D96420FFF013650C8520EDDDDE025),
    .INIT_0F(256'h93D72D851ECA98884E83E952FCA87778F94EA62FCA876667A4FA62EB97655567),
    .INIT_10(256'hD5E71B50B730DB9880A3D72D951FCA983C5F94FA630DB988E71B50C841ECA988),
    .INIT_11(256'hF6E6F81B5FA51DA7B2A2B4E82D840DA76E6F81B50B73FCA7192B4E83E951EB98),
    .INIT_12(256'h16E5C4C5D70A5FB6D3A19192B5F94FA68F6E6E7093D83EA74B2A2B4D71C72EA7),
    .INIT_13(256'h28E4A07F6E6F82B5E3A07D5C4C5E71B6A05C3A2A2A3D60B66C2907F7092B50B6),
    .INIT_14(256'h48D27D29F6D4C4C5F49E4A06D4B3B3C5C05B17D4B2A2A3C57C27D4A1808092B5),
    .INIT_15(256'h69D059E38E3907E5159D16B06C28F6D5D159E38E3A07E5D59D06B05B18E5D5D5),
    .INIT_16(256'h7ABF268D16AE5A06268CE36AF49E39F6F158CF48C27C28F5AC148C14A05B17E5),
    .INIT_17(256'h9BDE1358BF16AD38578AC0268C039D27F1479CE36AE36C17CE0359C048C16B16),
    .INIT_18(256'hBCDEF02368BE047B789ACDF1369CF26A34568ABD1369D149DE01469BE048B048),
    .INIT_19(256'hFEEEFEF012368ACF9AAABBCDF02467BD55656789BEF2479C011234679BDF258B),
    .INIT_1A(256'h210FFEEDDEF00134DCCAABBBBCCDEF1278777776789ABCE1432333345678ACEF),
    .INIT_1B(256'h7431FFEDBBBAAAAB10EDCB9988887889CB977665455556676654322222223234),
    .INIT_1C(256'hC96320ECA8865433631FDBA7754322111FCB966432100EEFBA854320FEECDDCD),
    .INIT_1D(256'h1EB852FCA86420EBC9620DB85420EDAA631EB9542FEDAA971EA97420EDB98765),
    .INIT_1E(256'h840C952EA842FDA72FB740DA731DC975D952FB8530DB7641740DA731EC96531F),
    .INIT_1F(256'h0B72EA51D961EB84A51D840C951EB74140B73FB841DA741EEA62EA730C9630DB),
    .INIT_20(256'h83E94FA51C83FB722D83E950C73FB72FC72D940B73FB72FB61C83FA62EA61FB8),
    .INIT_21(256'h2C61B60B50B61C73C60B50A50B61C83E50A5FA50B61C83FAF94FA50B61C83FB7),
    .INIT_22(256'hD60A3D71B60A4F946093D71C60A5FA5FF93D71C60B50B50B93D71B60B50B61C7),
    .INIT_23(256'h81A4D6093C6F93D71A4D6093D60A4E82A4D60A3D71B5F93D3D60A3D71B5F94E9),
    .INIT_24(256'h5D6F7092B4D6F92BE6F81A3C5E70A3D66F81A3C5F81B4E71F81A3D6F92B5F82C),
    .INIT_25(256'h2A3B3B4C5D6E7081B3B4C5D6E7F81A3C3C4D5E6F8092B4D6C5D6E7081A3C5E71),
    .INIT_26(256'h1908080808080809919191919191A2A32919192A2A2B3C4DA2A2A2B3B4C5D6E7),
    .INIT_27(256'h08F6E5D4C3B2A2A1807F6E5D4C4C3B3B1807F6E6D5D5D5D590807F7F6E6E6E6F),
    .INIT_28(256'h18F6D4B2907E6D4B907E5C3A1907F6D518F6D4B3A1908F7E907E5D4B3A291808),
    .INIT_29(256'h29F6D3A17E5C2907A17E5B2906D4B29028F6C3A18F6D4B29907E5B2907E6D4B2),
    .INIT_2A(256'h5B17E4A07D3A07D4C29F5C28F5C29F6C4A07D3A07D4B18E5B18E5B28F6C3A07E),
    .INIT_2B(256'h8E4A05B17D39F6C2F5B17D39F5B18E4A6C28E5B17D3A06C3E4A06C29F5B28E5B),
    .INIT_2C(256'hC26D38E39F4A06B129E4AF5B16C28D39A06B17C28E4AF5B117D28E4A06C17D39),
    .INIT_2D(256'h27C15C16C16C17C28D38D28E38E39E49F49F4AF5A05B06C15B06A16C27D28E39),
    .INIT_2E(256'h6C16B04AF49F49E3E37D27C15C16A05B39F48E38D28D28D2B04A059F5AF4AF4A),
    .INIT_2F(256'hD38C16BF39E27C1549E28C16B048E38DB049E37D27B059F416BF5AF38D17D26C),
    .INIT_30(256'h6AF38C15AE26CF5AC049D17C059E37C026B049D26BF59E388D15BE49D27C04AF),
    .INIT_31(256'hE26BF37C049D15AE48D159E26BF38C15AE37B048D15AE26CF39D06AF38C15AE3),
    .INIT_32(256'h7BF37BE28CF37C04D159D159E26AE26A37BE26BF37C049D18D159D16AE27BF38),
    .INIT_33(256'h159C048C047BE26B7BE26AD159D159D1C048C048CE26BF3726AD15AD159D26AE),
    .INIT_34(256'hCE27AE159C047BF1158BF37BE269D1586AE259C048CF37BEBF37BF26AD159D14),
    .INIT_35(256'h7BD158CE269DF37BC037AE158BF36AC0158CE26AE158CF367AE158BF37AE049C),
    .INIT_36(256'h36AD0379D047AD148BF258CF169C026AD0479D148AE259BF259C036AD147BE25),
    .INIT_37(256'h0369CF258CF258BD48BE147AE0479D049C0369CF369CF369E158BE058BD158AE),
    .INIT_38(256'hD0369CF147AD0369257AD0369CF258BE69CF258BE147AD03BE147AD0369D0369),
    .INIT_39(256'h00000000000000000000000000000000479CF258BE0369CF8BE147AD0258BE14),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8),
    .INIT_01(256'hA0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8),
    .INIT_02(256'hA0A2A4A7A9ACAEB1B3B6B9BCBFC1C5C8A0A2A5A7A9ACAEB1B4B6B9BCBFC2C5C8),
    .INIT_03(256'hA0A2A4A7A9ABAEB1B3B6B9BBBEC1C4C7A0A2A4A7A9ACAEB1B3B6B9BCBEC1C4C7),
    .INIT_04(256'h9FA2A4A6A9ABAEB0B3B6B8BBBEC1C4C7A0A2A4A6A9ABAEB0B3B6B8BBBEC1C4C7),
    .INIT_05(256'h9FA1A4A6A8ABADB0B2B5B8BBBDC0C3C69FA2A4A6A9ABAEB0B3B5B8BBBEC1C4C7),
    .INIT_06(256'h9FA1A3A6A8AAADAFB2B5B7BABDC0C3C69FA1A3A6A8ABADB0B2B5B8BABDC0C3C6),
    .INIT_07(256'h9EA1A3A5A7AAACAFB1B4B7BABCBFC2C59FA1A3A5A8AAADAFB2B4B7BABDC0C3C6),
    .INIT_08(256'h9EA0A2A5A7A9ACAEB1B3B6B9BCBFC1C49EA0A3A5A7AAACAFB1B4B6B9BCBFC2C5),
    .INIT_09(256'h9D9FA2A4A6A9ABAEB0B3B5B8BBBEC1C49EA0A2A4A7A9ABAEB1B3B6B9BBBEC1C4),
    .INIT_0A(256'h9D9FA1A3A6A8AAADAFB2B5B7BABDC0C39D9FA1A4A6A8ABADB0B2B5B8BABDC0C3),
    .INIT_0B(256'h9C9EA0A3A5A7AAACAFB1B4B6B9BCBFC29C9FA1A3A5A8AAADAFB2B4B7BABCBFC2),
    .INIT_0C(256'h9B9DA0A2A4A6A9ABAEB0B3B5B8BBBEC19C9EA0A2A5A7A9ACAEB1B3B6B9BBBEC1),
    .INIT_0D(256'h9B9D9FA1A3A6A8AAADAFB2B4B7BABDBF9B9D9FA1A4A6A8ABADB0B2B5B8BABDC0),
    .INIT_0E(256'h9A9C9EA0A2A5A7A9ACAEB1B3B6B9BBBE9A9C9EA1A3A5A7AAACAFB1B4B7B9BCBF),
    .INIT_0F(256'h999B9D9FA1A4A6A8ABADB0B2B5B7BABD999B9EA0A2A4A6A9ABAEB0B3B5B8BBBE),
    .INIT_10(256'h989A9C9EA0A3A5A7AAACAEB1B3B6B9BB989B9D9FA1A3A5A8AAADAFB2B4B7B9BC),
    .INIT_11(256'h97999B9D9FA2A4A6A8ABADB0B2B5B7BA989A9C9EA0A2A4A7A9ABAEB0B3B5B8BB),
    .INIT_12(256'h96989A9C9EA0A3A5A7A9ACAEB1B3B6B997999B9D9FA1A3A5A8AAADAFB1B4B7B9),
    .INIT_13(256'h9597999B9D9FA1A4A6A8ABADAFB2B4B796989A9C9EA0A2A4A7A9ABAEB0B3B5B8),
    .INIT_14(256'h9496989A9C9EA0A2A5A7A9ABAEB0B3B59496989A9D9FA1A3A5A7AAACAFB1B4B6),
    .INIT_15(256'h939597999B9D9FA1A3A5A8AAACAFB1B4939597999B9D9FA2A4A6A8ABADB0B2B5),
    .INIT_16(256'h92949597999B9DA0A2A4A6A8ABADB0B2929496989A9C9EA0A2A5A7A9ACAEB0B3),
    .INIT_17(256'h91929496989A9C9EA0A2A5A7A9ABAEB091939597999B9D9FA1A3A5A8AAACAFB1),
    .INIT_18(256'h8F91939597999B9D9FA1A3A5A7AAACAE9092949597999B9DA0A2A4A6A8ABADAF),
    .INIT_19(256'h8E9092949597999B9D9FA1A4A6A8AAAD8F90929496989A9C9EA0A2A4A7A9ABAE),
    .INIT_1A(256'h8D8F90929496989A9C9EA0A2A4A6A8AB8D8F91939597999B9D9FA1A3A5A7A9AC),
    .INIT_1B(256'h8B8D8F91939496989A9C9EA0A2A4A7A98C8E9091939597999B9D9FA1A3A5A8AA),
    .INIT_1C(256'h8A8C8E8F91939597999A9C9EA1A3A5A78B8D8E9092949697999B9D9FA1A4A6A8),
    .INIT_1D(256'h898A8C8E9091939597999B9D9FA1A3A58A8B8D8F90929496989A9C9EA0A2A4A6),
    .INIT_1E(256'h87898B8C8E9092939597999B9D9FA1A3888A8B8D8F91929496989A9C9EA0A2A4),
    .INIT_1F(256'h8688898B8D8E9092949597999B9D9FA187888A8C8D8F91939496989A9C9EA0A2),
    .INIT_20(256'h858688898B8D8E9092949697999B9D9F8587898A8C8E8F91939596989A9C9EA0),
    .INIT_21(256'h838586888A8B8D8F9092949697999B9D848687898A8C8E8F91939596989A9C9E),
    .INIT_22(256'h82838586888A8B8D8F9092949597999B83848687898A8C8E8F91939596989A9C),
    .INIT_23(256'h8082838586888A8B8D8E9092949597998183848687898A8C8E8F91939596989A),
    .INIT_24(256'h7F8082838586888A8B8D8E9092939597808183848687898A8C8E8F9193949698),
    .INIT_25(256'h7E7F808283858688898B8D8E909193957E808183848687898A8C8D8F91929496),
    .INIT_26(256'h7C7E7F808283858688898B8C8E9091937D7E808183848587898A8C8D8F919294),
    .INIT_27(256'h7B7C7D7F808283848687898A8C8E8F917B7D7E808182848587888A8B8D8F9092),
    .INIT_28(256'h797B7C7D7F808183848687898A8C8D8F7A7B7D7E7F8182848587888A8B8D8E90),
    .INIT_29(256'h78797A7C7D7E808182848587888A8B8D787A7B7C7E7F818283858688898B8C8E),
    .INIT_2A(256'h7678797A7B7D7E7F818284858688898B77787A7B7C7E7F808283848687898A8C),
    .INIT_2B(256'h757677797A7B7C7E7F80828385868789767778797B7C7D7F808183848587888A),
    .INIT_2C(256'h7375767778797B7C7D7F80818384858774757778797A7C7D7E80818284858688),
    .INIT_2D(256'h727374757778797A7C7D7E7F818284857374757677797A7B7C7E7F8082838486),
    .INIT_2E(256'h70727374757677797A7B7C7E7F808283717274757677787A7B7C7D7F80818384),
    .INIT_2F(256'h6F7071727475767778797B7C7D7E80817071727374767778797A7C7D7E7F8182),
    .INIT_30(256'h6E6F7071727374757778797A7B7D7E7F6E6F71727374757677797A7B7C7E7F80),
    .INIT_31(256'h6C6D6E6F70727374757677787A7B7C7D6D6E6F7071727375767778797A7C7D7E),
    .INIT_32(256'h6B6C6D6E6F7071727374757778797A7B6C6D6E6F7071727374757677797A7B7C),
    .INIT_33(256'h696A6B6C6D6E6F7172737475767778796A6B6C6D6E6F7071727475767778797A),
    .INIT_34(256'h68696A6B6C6D6E6F7071727374757678696A6B6C6D6E6F707172737475767778),
    .INIT_35(256'h676869696A6B6C6D6E6F7072737475766768696A6B6C6D6E6F70717273747677),
    .INIT_36(256'h65666768696A6B6C6D6E6F7071727374666768696A6B6C6D6E6F707172737475),
    .INIT_37(256'h646566676768696A6B6C6D6E6F7071726566666768696A6B6C6D6E6F70717273),
    .INIT_38(256'h63636465666768696A6B6C6D6E6E6F70636465666768696A6A6B6C6D6E6F7071),
    .INIT_39(256'h616263646566666768696A6B6C6D6E6F6263646465666768696A6B6C6D6E6F70),
    .INIT_3A(256'h6061626263646566676768696A6B6C6D61616263646566676768696A6B6C6D6E),
    .INIT_3B(256'h5F5F60616263636465666768696A6A6B5F6061626363646566676869696A6B6C),
    .INIT_3C(256'h5D5E5F6060616263646565666768696A5E5F6060616263646465666768696A6A),
    .INIT_3D(256'h5C5D5E5E5F60616162636465656667685D5D5E5F606161626364656566676869),
    .INIT_3E(256'h5B5C5C5D5E5E5F6061626263646566665B5C5D5E5E5F60616262636465666667),
    .INIT_3F(256'h5A5A5B5C5C5D5E5F5F606162626364655A5B5C5C5D5E5F5F6061626263646566),
    .INIT_40(256'h58595A5A5B5C5D5D5E5F5F6061626263595A5A5B5C5C5D5E5F5F606162626364),
    .INIT_41(256'h575858595A5A5B5C5D5D5E5F5F6061625858595A5A5B5C5D5D5E5F5F60616262),
    .INIT_42(256'h5657575858595A5B5B5C5D5D5E5F5F6056575858595A5B5B5C5D5D5E5F5F6061),
    .INIT_43(256'h55555657575859595A5B5B5C5D5D5E5F555657575859595A5B5B5C5D5D5E5F5F),
    .INIT_44(256'h535455555657575859595A5B5B5C5D5D5455555657575859595A5B5B5C5D5D5E),
    .INIT_45(256'h5253545455555657575859595A5A5B5C53545455555657575859595A5A5B5C5C),
    .INIT_46(256'h51525253545455555657575858595A5A525253545455555657575858595A5A5B),
    .INIT_47(256'h505151525253545455555656575858595151525253545455555657575858595A),
    .INIT_48(256'h4F4F50515152525353545555565657584F505151525253535455555656575858),
    .INIT_49(256'h4E4E4F4F5051515252535354545556564E4F4F50515152525353545555565657),
    .INIT_4A(256'h4D4D4E4E4F4F505051525253535454554D4E4E4F4F5051515252535354545556),
    .INIT_4B(256'h4C4C4D4D4E4E4F4F50505151525353544C4D4D4E4E4F4F505051515253535454),
    .INIT_4C(256'h4B4B4C4C4D4D4E4E4F4F5050515152524B4C4C4D4D4E4E4F4F50505151525253),
    .INIT_4D(256'h4A4A4B4B4C4C4D4D4E4E4F4F505051514A4B4B4C4C4D4D4E4E4F4F5050515152),
    .INIT_4E(256'h49494A4A4A4B4B4C4C4D4D4E4E4F4F50494A4A4B4B4B4C4C4D4D4E4E4F4F5050),
    .INIT_4F(256'h48484849494A4A4B4B4C4C4D4D4E4E4F484949494A4A4B4B4C4C4D4D4E4E4F4F),
    .INIT_50(256'h474747484849494A4A4B4B4C4C4C4D4D4748484849494A4A4B4B4C4C4D4D4E4E),
    .INIT_51(256'h4646464747484849494A4A4A4B4B4C4C46474747484849494A4A4B4B4B4C4C4D),
    .INIT_52(256'h4545454646474748484849494A4A4B4B45464646474748484949494A4A4B4B4C),
    .INIT_53(256'h44444445454646474747484849494A4A444545454646474748484849494A4A4B),
    .INIT_54(256'h4343444444454546464647474848484943444444454546464647474848494949),
    .INIT_55(256'h4242434343444445454546464747474842434343444445454546464747474848),
    .INIT_56(256'h4141424242434344444445454646464741424243434344444445454646464747),
    .INIT_57(256'h4040414142424243434344444445454640414142424243434344444545454646),
    .INIT_58(256'h3F40404041414142424243434344444540404041414142424343434444444545),
    .INIT_59(256'h3E3F3F3F4040404141414242434343443F3F3F40404041414242424343434444),
    .INIT_5A(256'h3D3E3E3E3F3F3F4040414141424242433E3E3F3F3F4040404141414242424343),
    .INIT_5B(256'h3D3D3D3E3E3E3F3F3F404040414141423D3D3E3E3E3F3F3F4040404141414242),
    .INIT_5C(256'h3C3C3C3D3D3D3E3E3E3F3F3F404040413C3D3D3D3E3E3E3E3F3F3F4040404141),
    .INIT_5D(256'h3B3B3C3C3C3D3D3D3D3E3E3E3F3F3F403B3C3C3C3D3D3D3E3E3E3F3F3F404040),
    .INIT_5E(256'h3A3B3B3B3B3C3C3C3D3D3D3E3E3E3E3F3B3B3B3B3C3C3C3D3D3D3E3E3E3F3F3F),
    .INIT_5F(256'h393A3A3A3B3B3B3B3C3C3C3D3D3D3E3E3A3A3A3B3B3B3C3C3C3D3D3D3D3E3E3E),
    .INIT_60(256'h3939393A3A3A3A3B3B3B3B3C3C3C3D3D39393A3A3A3A3B3B3B3C3C3C3D3D3D3D),
    .INIT_61(256'h3838383939393A3A3A3A3B3B3B3B3C3C38393939393A3A3A3B3B3B3B3C3C3C3D),
    .INIT_62(256'h3737383838393939393A3A3A3A3B3B3B37383838393939393A3A3A3B3B3B3B3C),
    .INIT_63(256'h3637373737383838393939393A3A3A3A37373738383838393939393A3A3A3B3B),
    .INIT_64(256'h3636363637373737383838393939393A36363737373738383838393939393A3A),
    .INIT_65(256'h3535353636363637373737383838393935363636363737373738383838393939),
    .INIT_66(256'h3435353535363636363637373737383835353535363636363737373738383838),
    .INIT_67(256'h3434343435353535363636363637373734343435353535363636363737373738),
    .INIT_68(256'h3333333434343435353535353636363633333434343435353535363636363737),
    .INIT_69(256'h3232333333333434343435353535353633333333333434343435353535363636),
    .INIT_6A(256'h3232323232333333333434343434353532323233333333333434343435353535),
    .INIT_6B(256'h3131313232323232333333333334343431323232323233333333333434343435),
    .INIT_6C(256'h3031313131313232323232333333333331313131323232323233333333333434),
    .INIT_6D(256'h3030303031313131313232323232333330303031313131313232323233333333),
    .INIT_6E(256'h2F2F30303030303031313131313232322F303030303031313131313232323232),
    .INIT_6F(256'h2F2F2F2F2F2F303030303031313131312F2F2F2F303030303031313131313232),
    .INIT_70(256'h2E2E2E2E2F2F2F2F2F303030303031312E2E2F2F2F2F2F303030303031313131),
    .INIT_71(256'h2D2E2E2E2E2E2E2F2F2F2F2F303030302E2E2E2E2E2F2F2F2F2F2F3030303030),
    .INIT_72(256'h2D2D2D2D2D2E2E2E2E2E2F2F2F2F2F2F2D2D2D2E2E2E2E2E2F2F2F2F2F2F3030),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "virtex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_9.mem" *) 
(* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_9.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "virtex7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module rom_lut_calo_inv_dr_sq_9_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_9_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
