Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cfda3d8d35b84489916f4b261d78be9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FIFO_tb_func_synth xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] FIFO expects 9 arguments [D:/gyx_uni/2_spring/cod/lab/lab3/lab3_3/lab3_3.srcs/sim_1/new/FIFO_tb.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
