$date
	Tue Apr 30 09:49:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ODD_TICKS_tb $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " o_data $end
$var wire 1 # rst $end
$var wire 1 $ nr_data $end
$var reg 1 % r_data $end
$scope module NOT_GATE_0 $end
$var wire 1 % in0 $end
$var wire 1 $ out $end
$scope module NAND $end
$var wire 1 % in0 $end
$var wire 1 % in1 $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
0#
x"
0!
$end
#1
1$
0"
0%
1!
1#
#2
0!
0#
#3
0$
1"
1%
1!
#4
0!
#5
1$
0"
0%
1!
#6
0!
#7
0$
1"
1%
1!
#8
0!
