head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.38
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.36
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.34
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.32
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.30
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.28
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.26
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.24
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.22
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.20
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.4
	binutils-2_18-branch:1.4.0.18
	binutils-2_18-branchpoint:1.4
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.4
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.4
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.4
	binutils-csl-wrs-linux-3_4_4-23:1.4
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.4
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.4
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.4
	binutils-2_17-branch:1.4.0.16
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.14
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.4.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.4
	binutils-2_16_1:1.4
	binutils-csl-arm-2005q1b:1.4
	binutils-2_16:1.4
	binutils-csl-arm-2005q1a:1.4
	binutils-csl-arm-2005q1-branch:1.4.0.10
	binutils-csl-arm-2005q1-branchpoint:1.4
	binutils-2_16-branch:1.4.0.8
	binutils-2_16-branchpoint:1.4
	csl-arm-2004-q3d:1.4
	csl-arm-2004-q3:1.4
	binutils-2_15:1.4
	binutils-2_15-branchpoint:1.4
	csl-arm-2004-q1a:1.4
	csl-arm-2004-q1:1.4
	binutils-2_15-branch:1.4.0.6
	cagney_bfdfile-20040213-branch:1.4.0.4
	cagney_bfdfile-20040213-branchpoint:1.4
	cagney_bigcore-20040122-branch:1.4.0.2
	cagney_bigcore-20040122-branchpoint:1.4
	csl-arm-2003-q4:1.4
	binutils-2_14:1.3.6.1
	binutils-2_14-branch:1.3.0.6
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.4
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.2
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2003.05.07.05.08.20;	author aoliva;	state Exp;
branches;
next	1.3;

1.3
date	2001.06.29.21.27.43;	author echristo;	state Exp;
branches
	1.3.6.1;
next	1.2;

1.2
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.3.6.1
date	2003.05.15.19.19.36;	author drow;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.11.10.05.00;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.4
log
@* gas/mips/abs.d, gas/mips/add.d, gas/mips/and.d,
gas/mips/beq.d, gas/mips/bge.d, gas/mips/bgeu.d,
gas/mips/blt.d, gas/mips/bltu.d, gas/mips/branch-misc-1.d,
gas/mips/break20.d, gas/mips/cp0sel-names-mips32.d,
gas/mips/cp0sel-names-mips32r2.d,
gas/mips/cp0sel-names-mips64.d,
gas/mips/cp0sel-names-numeric.d, gas/mips/cp0sel-names-sb1.d,
gas/mips/elf-jal.d, gas/mips/elf-rel.d, gas/mips/elf-rel2.d,
gas/mips/elf-rel3.d, gas/mips/elf-rel4.d, gas/mips/elf-rel5.d,
gas/mips/elf-rel6.d, gas/mips/elf-rel7.d,
gas/mips/elf_arch_mips1.d, gas/mips/elf_arch_mips2.d,
gas/mips/elf_arch_mips3.d, gas/mips/elf_arch_mips32.d,
gas/mips/elf_arch_mips32r2.d, gas/mips/elf_arch_mips4.d,
gas/mips/elf_arch_mips5.d, gas/mips/elf_arch_mips64.d,
gas/mips/elf_ase_mips16.d, gas/mips/empic.d,
gas/mips/empic2.d, gas/mips/empic3_e.d, gas/mips/empic3_g1.d,
gas/mips/empic3_g2.d, gas/mips/hwr-names-mips32r2.d,
gas/mips/hwr-names-numeric.d, gas/mips/jal-empic-elf-2.d,
gas/mips/jal-empic-elf-3.d, gas/mips/jal-empic-elf.d,
gas/mips/jal-svr4pic.d, gas/mips/jal-xgot.d, gas/mips/jal.d,
gas/mips/la-empic.d, gas/mips/la-svr4pic.d,
gas/mips/la-xgot.d, gas/mips/la.d, gas/mips/lb-empic.d,
gas/mips/lb-svr4pic.d, gas/mips/lb-xgot-ilocks.d,
gas/mips/lb-xgot.d, gas/mips/lb.d, gas/mips/ld-empic.d,
gas/mips/ld-svr4pic.d, gas/mips/ld-xgot.d, gas/mips/ld.d,
gas/mips/li.d, gas/mips/lif-empic.d, gas/mips/lif-svr4pic.d,
gas/mips/lif-xgot.d, gas/mips/lifloat.d,
gas/mips/mips-gp32-fp32-pic.d, gas/mips/mips-gp32-fp32.d,
gas/mips/mips-gp32-fp64-pic.d, gas/mips/mips-gp32-fp64.d,
gas/mips/mips-gp64-fp32-pic.d, gas/mips/mips-gp64-fp32.d,
gas/mips/mips-gp64-fp64-pic.d, gas/mips/mips-gp64-fp64.d,
gas/mips/mips.exp, gas/mips/mips16-e.d, gas/mips/mips16-f.d,
gas/mips/mips32.d, gas/mips/mips32r2.d, gas/mips/mips4010.d,
gas/mips/mips4650.d, gas/mips/mips64.d, gas/mips/mipsel16-e.d,
gas/mips/mipsel16-f.d, gas/mips/rol-hw.d, gas/mips/rol.d,
gas/mips/sb.d, gas/mips/sync.d, gas/mips/tempic.d,
gas/mips/tmips16-e.d, gas/mips/tmips16-f.d,
gas/mips/tmipsel16-e.d, gas/mips/tmipsel16-f.d,
gas/mips/trunc.d, gas/mips/uld.d, gas/mips/ulh-empic.d,
gas/mips/ulh-svr4pic.d, gas/mips/ulh-xgot.d, gas/mips/ulh.d,
gas/mips/ulh2-eb.d, gas/mips/ulh2-el.d, gas/mips/ulw.d,
gas/mips/ulw2-eb.d, gas/mips/ulw2-eb-ilocks.d, gas/mips/ulw2-el.d,
gas/mips/ulw2-el-ilocks.d, gas/mips/usd.d, gas/mips/ush.d,
gas/mips/usw.d, gas/mips/vr4122.d: Added ABI specification.
gas/vtable/vtable.exp: mips64*-*-linux* and mips*-*-irix6* are
RELA.
@
text
@#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS ulh-xgot
#as: -32 -mips1 -mtune=r3000 -KPIC -xgot -EB --defsym XGOT=1
#source: ulh-pic.s

# Test the unaligned load and store macros with -KPIC -xgot.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lw	at,0\(gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	at,at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> nop
0+0010 <[^>]*> lb	a0,0\(at\)
0+0014 <[^>]*> lbu	at,1\(at\)
0+0018 <[^>]*> sll	a0,a0,0x8
0+001c <[^>]*> or	a0,a0,at
0+0020 <[^>]*> lui	at,0x0
[ 	]*20: R_MIPS_GOT_HI16	big_external_data_label
0+0024 <[^>]*> addu	at,at,gp
0+0028 <[^>]*> lw	at,0\(at\)
[ 	]*28: R_MIPS_GOT_LO16	big_external_data_label
0+002c <[^>]*> nop
0+0030 <[^>]*> lbu	a0,0\(at\)
0+0034 <[^>]*> lbu	at,1\(at\)
0+0038 <[^>]*> sll	a0,a0,0x8
0+003c <[^>]*> or	a0,a0,at
0+0040 <[^>]*> lui	at,0x0
[ 	]*40: R_MIPS_GOT_HI16	small_external_data_label
0+0044 <[^>]*> addu	at,at,gp
0+0048 <[^>]*> lw	at,0\(at\)
[ 	]*48: R_MIPS_GOT_LO16	small_external_data_label
0+004c <[^>]*> nop
0+0050 <[^>]*> lwl	a0,0\(at\)
0+0054 <[^>]*> lwr	a0,3\(at\)
0+0058 <[^>]*> lui	at,0x0
[ 	]*58: R_MIPS_GOT_HI16	big_external_common
0+005c <[^>]*> addu	at,at,gp
0+0060 <[^>]*> lw	at,0\(at\)
[ 	]*60: R_MIPS_GOT_LO16	big_external_common
0+0064 <[^>]*> nop
0+0068 <[^>]*> sb	a0,1\(at\)
0+006c <[^>]*> srl	a0,a0,0x8
0+0070 <[^>]*> sb	a0,0\(at\)
0+0074 <[^>]*> lbu	at,1\(at\)
0+0078 <[^>]*> sll	a0,a0,0x8
0+007c <[^>]*> or	a0,a0,at
0+0080 <[^>]*> lui	at,0x0
[ 	]*80: R_MIPS_GOT_HI16	small_external_common
0+0084 <[^>]*> addu	at,at,gp
0+0088 <[^>]*> lw	at,0\(at\)
[ 	]*88: R_MIPS_GOT_LO16	small_external_common
0+008c <[^>]*> nop
0+0090 <[^>]*> swl	a0,0\(at\)
0+0094 <[^>]*> swr	a0,3\(at\)
0+0098 <[^>]*> lw	at,0\(gp\)
[ 	]*98: R_MIPS_GOT16	.bss
0+009c <[^>]*> nop
0+00a0 <[^>]*> addiu	at,at,0
[ 	]*a0: R_MIPS_LO16	.bss
0+00a4 <[^>]*> nop
0+00a8 <[^>]*> lb	a0,0\(at\)
0+00ac <[^>]*> lbu	at,1\(at\)
0+00b0 <[^>]*> sll	a0,a0,0x8
0+00b4 <[^>]*> or	a0,a0,at
0+00b8 <[^>]*> lw	at,0\(gp\)
[ 	]*b8: R_MIPS_GOT16	.bss
0+00bc <[^>]*> nop
0+00c0 <[^>]*> addiu	at,at,1000
[ 	]*c0: R_MIPS_LO16	.bss
0+00c4 <[^>]*> nop
0+00c8 <[^>]*> lbu	a0,0\(at\)
0+00cc <[^>]*> lbu	at,1\(at\)
0+00d0 <[^>]*> sll	a0,a0,0x8
0+00d4 <[^>]*> or	a0,a0,at
0+00d8 <[^>]*> lw	at,0\(gp\)
[ 	]*d8: R_MIPS_GOT16	.data
0+00dc <[^>]*> nop
0+00e0 <[^>]*> addiu	at,at,0
[ 	]*e0: R_MIPS_LO16	.data
0+00e4 <[^>]*> nop
0+00e8 <[^>]*> addiu	at,at,1
0+00ec <[^>]*> lwl	a0,0\(at\)
0+00f0 <[^>]*> lwr	a0,3\(at\)
0+00f4 <[^>]*> lui	at,0x0
[ 	]*f4: R_MIPS_GOT_HI16	big_external_data_label
0+00f8 <[^>]*> addu	at,at,gp
0+00fc <[^>]*> lw	at,0\(at\)
[ 	]*fc: R_MIPS_GOT_LO16	big_external_data_label
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> sb	a0,1\(at\)
0+010c <[^>]*> srl	a0,a0,0x8
0+0110 <[^>]*> sb	a0,0\(at\)
0+0114 <[^>]*> lbu	at,1\(at\)
0+0118 <[^>]*> sll	a0,a0,0x8
0+011c <[^>]*> or	a0,a0,at
0+0120 <[^>]*> lui	at,0x0
[ 	]*120: R_MIPS_GOT_HI16	small_external_data_label
0+0124 <[^>]*> addu	at,at,gp
0+0128 <[^>]*> lw	at,0\(at\)
[ 	]*128: R_MIPS_GOT_LO16	small_external_data_label
0+012c <[^>]*> nop
0+0130 <[^>]*> addiu	at,at,1
0+0134 <[^>]*> swl	a0,0\(at\)
0+0138 <[^>]*> swr	a0,3\(at\)
0+013c <[^>]*> lui	at,0x0
[ 	]*13c: R_MIPS_GOT_HI16	big_external_common
0+0140 <[^>]*> addu	at,at,gp
0+0144 <[^>]*> lw	at,0\(at\)
[ 	]*144: R_MIPS_GOT_LO16	big_external_common
0+0148 <[^>]*> nop
0+014c <[^>]*> addiu	at,at,1
0+0150 <[^>]*> lb	a0,0\(at\)
0+0154 <[^>]*> lbu	at,1\(at\)
0+0158 <[^>]*> sll	a0,a0,0x8
0+015c <[^>]*> or	a0,a0,at
0+0160 <[^>]*> lui	at,0x0
[ 	]*160: R_MIPS_GOT_HI16	small_external_common
0+0164 <[^>]*> addu	at,at,gp
0+0168 <[^>]*> lw	at,0\(at\)
[ 	]*168: R_MIPS_GOT_LO16	small_external_common
0+016c <[^>]*> nop
0+0170 <[^>]*> addiu	at,at,1
0+0174 <[^>]*> lbu	a0,0\(at\)
0+0178 <[^>]*> lbu	at,1\(at\)
0+017c <[^>]*> sll	a0,a0,0x8
0+0180 <[^>]*> or	a0,a0,at
0+0184 <[^>]*> lw	at,0\(gp\)
[ 	]*184: R_MIPS_GOT16	.bss
0+0188 <[^>]*> nop
0+018c <[^>]*> addiu	at,at,0
[ 	]*18c: R_MIPS_LO16	.bss
0+0190 <[^>]*> nop
0+0194 <[^>]*> addiu	at,at,1
0+0198 <[^>]*> lwl	a0,0\(at\)
0+019c <[^>]*> lwr	a0,3\(at\)
0+01a0 <[^>]*> lw	at,0\(gp\)
[ 	]*1a0: R_MIPS_GOT16	.bss
0+01a4 <[^>]*> nop
0+01a8 <[^>]*> addiu	at,at,1000
[ 	]*1a8: R_MIPS_LO16	.bss
0+01ac <[^>]*> nop
0+01b0 <[^>]*> addiu	at,at,1
0+01b4 <[^>]*> sb	a0,1\(at\)
0+01b8 <[^>]*> srl	a0,a0,0x8
0+01bc <[^>]*> sb	a0,0\(at\)
0+01c0 <[^>]*> lbu	at,1\(at\)
0+01c4 <[^>]*> sll	a0,a0,0x8
0+01c8 <[^>]*> or	a0,a0,at
0+01cc <[^>]*> nop
@


1.3
log
@2001-06-28  Eric Christopher <echristo@@redhat.com>
	    H.J. Lu  <hjl@@gnu.org>

        * config/tc-mips.c (mips_arch): New. Use mips_arch instead
        of mips_cpu for the ISA selection.
        (md_longopts): Add OPTION_MARCH and OPTION_MTUNE.
        (md_parse_option): Handle OPTION_MARCH and OPTION_MTUNE.
	(mips_tune): New.  Use mips_tune for scheduling and optimization
	issues.
	(append_insn): Use mips_tune and mips_arch.
	(macro_build): Ditto.
	(mips_ip): Ditto.
	(md_begin): Handle mips_arch, mips_tune and mips_cpu.  For
	backwards compatability mips_cpu generates arch and tune.
	(md_show_usage): Document new behavior.

	* doc/c-mips.texi (MIPS Opts): Document -march and -mtune.
	Deprecate -mcpu.

	* NEWS: Update.

2001-06-28  Eric Christopher  <echristo@@redhat.com>

	* gas/mips/usd.d: Change for march/mtune.
	* gas/mips/ulh-xgot.d: Ditto.
	* gas/mips/uld.d: Ditto.
	* gas/mips/trunc.d: Ditto.
	* gas/mips/rol.d: Ditto.
	* gas/mips/nodelay.d: Ditto.
	* gas/mips/mul.d: Ditto.
	* gas/mips/mul-ilocks.d: Ditto.
	* gas/mips/trap20.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/lif-xgot.d: Ditto.
	* gas/mips/lif-svr4pic.d: Ditto.
	* gas/mips/ld-xgot.d: Ditto.
	* gas/mips/ld-svr4pic.d: Ditto.
	* gas/mips/ld-ilocks-addr32.d: Ditto.
	* gas/mips/lb-xgot.d: Ditto.
	* gas/mips/jal-xgot.d: Ditto.
	* gas/mips/jal-svr4pic.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/lb-xgot-ilocks.d: Ditto.
	* gas/mips/div.d: Ditto.
	* gas/mips/break20.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/elf_e_flags3.d: Ditto.
	* gas/mips/elf_e_flags4.d: Ditto.
	* gas/mips/lineno.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips4010.d: Ditto.
	* gas/mips/mips4650.d: Ditto.
@
text
@d3 1
a3 1
#as: -mips1 -mtune=r3000 -KPIC -xgot -EB --defsym XGOT=1
@


1.3.6.1
log
@	Merge from mainline:

	2003-05-06  Alexandre Oliva  <aoliva@@redhat.com>
	* gas/mips/abs.d, gas/mips/add.d, gas/mips/and.d,
	gas/mips/beq.d, gas/mips/bge.d, gas/mips/bgeu.d,
	gas/mips/blt.d, gas/mips/bltu.d, gas/mips/branch-misc-1.d,
	gas/mips/break20.d, gas/mips/cp0sel-names-mips32.d,
	gas/mips/cp0sel-names-mips32r2.d,
	gas/mips/cp0sel-names-mips64.d,
	gas/mips/cp0sel-names-numeric.d, gas/mips/cp0sel-names-sb1.d,
	gas/mips/elf-jal.d, gas/mips/elf-rel.d, gas/mips/elf-rel2.d,
	gas/mips/elf-rel3.d, gas/mips/elf-rel4.d, gas/mips/elf-rel5.d,
	gas/mips/elf-rel6.d, gas/mips/elf-rel7.d,
	gas/mips/elf_arch_mips1.d, gas/mips/elf_arch_mips2.d,
	gas/mips/elf_arch_mips3.d, gas/mips/elf_arch_mips32.d,
	gas/mips/elf_arch_mips32r2.d, gas/mips/elf_arch_mips4.d,
	gas/mips/elf_arch_mips5.d, gas/mips/elf_arch_mips64.d,
	gas/mips/elf_ase_mips16.d, gas/mips/empic.d,
	gas/mips/empic2.d, gas/mips/empic3_e.d, gas/mips/empic3_g1.d,
	gas/mips/empic3_g2.d, gas/mips/hwr-names-mips32r2.d,
	gas/mips/hwr-names-numeric.d, gas/mips/jal-empic-elf-2.d,
	gas/mips/jal-empic-elf-3.d, gas/mips/jal-empic-elf.d,
	gas/mips/jal-svr4pic.d, gas/mips/jal-xgot.d, gas/mips/jal.d,
	gas/mips/la-empic.d, gas/mips/la-svr4pic.d,
	gas/mips/la-xgot.d, gas/mips/la.d, gas/mips/lb-empic.d,
	gas/mips/lb-svr4pic.d, gas/mips/lb-xgot-ilocks.d,
	gas/mips/lb-xgot.d, gas/mips/lb.d, gas/mips/ld-empic.d,
	gas/mips/ld-svr4pic.d, gas/mips/ld-xgot.d, gas/mips/ld.d,
	gas/mips/li.d, gas/mips/lif-empic.d, gas/mips/lif-svr4pic.d,
	gas/mips/lif-xgot.d, gas/mips/lifloat.d,
	gas/mips/mips-gp32-fp32-pic.d, gas/mips/mips-gp32-fp32.d,
	gas/mips/mips-gp32-fp64-pic.d, gas/mips/mips-gp32-fp64.d,
	gas/mips/mips-gp64-fp32-pic.d, gas/mips/mips-gp64-fp32.d,
	gas/mips/mips-gp64-fp64-pic.d, gas/mips/mips-gp64-fp64.d,
	gas/mips/mips.exp, gas/mips/mips16-e.d, gas/mips/mips16-f.d,
	gas/mips/mips32.d, gas/mips/mips32r2.d, gas/mips/mips4010.d,
	gas/mips/mips4650.d, gas/mips/mips64.d, gas/mips/mipsel16-e.d,
	gas/mips/mipsel16-f.d, gas/mips/rol-hw.d, gas/mips/rol.d,
	gas/mips/sb.d, gas/mips/sync.d, gas/mips/tempic.d,
	gas/mips/tmips16-e.d, gas/mips/tmips16-f.d,
	gas/mips/tmipsel16-e.d, gas/mips/tmipsel16-f.d,
	gas/mips/trunc.d, gas/mips/uld.d, gas/mips/ulh-empic.d,
	gas/mips/ulh-svr4pic.d, gas/mips/ulh-xgot.d, gas/mips/ulh.d,
	gas/mips/ulh2-eb.d, gas/mips/ulh2-el.d, gas/mips/ulw.d,
	gas/mips/ulw2-eb.d, gas/mips/ulw2-eb-ilocks.d, gas/mips/ulw2-el.d,
	gas/mips/ulw2-el-ilocks.d, gas/mips/usd.d, gas/mips/ush.d,
	gas/mips/usw.d, gas/mips/vr4122.d: Added ABI specification.
	gas/vtable/vtable.exp: mips64*-*-linux* and mips*-*-irix6* are
	RELA.
@
text
@d3 1
a3 1
#as: -32 -mips1 -mtune=r3000 -KPIC -xgot -EB --defsym XGOT=1
@


1.2
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d3 1
a3 1
#as: -mips1 -mcpu=r3000 -KPIC -xgot -EB --defsym XGOT=1
@


1.1
log
@Initial revision
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	\$at,0\(\$gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	\$at,\$at,0
d17 5
a21 5
0+0010 <[^>]*> lb	\$a0,0\(\$at\)
0+0014 <[^>]*> lbu	\$at,1\(\$at\)
0+0018 <[^>]*> sll	\$a0,\$a0,0x8
0+001c <[^>]*> or	\$a0,\$a0,\$at
0+0020 <[^>]*> lui	\$at,0x0
d23 2
a24 2
0+0024 <[^>]*> addu	\$at,\$at,\$gp
0+0028 <[^>]*> lw	\$at,0\(\$at\)
d27 5
a31 5
0+0030 <[^>]*> lbu	\$a0,0\(\$at\)
0+0034 <[^>]*> lbu	\$at,1\(\$at\)
0+0038 <[^>]*> sll	\$a0,\$a0,0x8
0+003c <[^>]*> or	\$a0,\$a0,\$at
0+0040 <[^>]*> lui	\$at,0x0
d33 2
a34 2
0+0044 <[^>]*> addu	\$at,\$at,\$gp
0+0048 <[^>]*> lw	\$at,0\(\$at\)
d37 3
a39 3
0+0050 <[^>]*> lwl	\$a0,0\(\$at\)
0+0054 <[^>]*> lwr	\$a0,3\(\$at\)
0+0058 <[^>]*> lui	\$at,0x0
d41 2
a42 2
0+005c <[^>]*> addu	\$at,\$at,\$gp
0+0060 <[^>]*> lw	\$at,0\(\$at\)
d45 7
a51 7
0+0068 <[^>]*> sb	\$a0,1\(\$at\)
0+006c <[^>]*> srl	\$a0,\$a0,0x8
0+0070 <[^>]*> sb	\$a0,0\(\$at\)
0+0074 <[^>]*> lbu	\$at,1\(\$at\)
0+0078 <[^>]*> sll	\$a0,\$a0,0x8
0+007c <[^>]*> or	\$a0,\$a0,\$at
0+0080 <[^>]*> lui	\$at,0x0
d53 2
a54 2
0+0084 <[^>]*> addu	\$at,\$at,\$gp
0+0088 <[^>]*> lw	\$at,0\(\$at\)
d57 3
a59 3
0+0090 <[^>]*> swl	\$a0,0\(\$at\)
0+0094 <[^>]*> swr	\$a0,3\(\$at\)
0+0098 <[^>]*> lw	\$at,0\(\$gp\)
d62 1
a62 1
0+00a0 <[^>]*> addiu	\$at,\$at,0
d65 5
a69 5
0+00a8 <[^>]*> lb	\$a0,0\(\$at\)
0+00ac <[^>]*> lbu	\$at,1\(\$at\)
0+00b0 <[^>]*> sll	\$a0,\$a0,0x8
0+00b4 <[^>]*> or	\$a0,\$a0,\$at
0+00b8 <[^>]*> lw	\$at,0\(\$gp\)
d72 1
a72 1
0+00c0 <[^>]*> addiu	\$at,\$at,1000
d75 5
a79 5
0+00c8 <[^>]*> lbu	\$a0,0\(\$at\)
0+00cc <[^>]*> lbu	\$at,1\(\$at\)
0+00d0 <[^>]*> sll	\$a0,\$a0,0x8
0+00d4 <[^>]*> or	\$a0,\$a0,\$at
0+00d8 <[^>]*> lw	\$at,0\(\$gp\)
d82 1
a82 1
0+00e0 <[^>]*> addiu	\$at,\$at,0
d85 4
a88 4
0+00e8 <[^>]*> addiu	\$at,\$at,1
0+00ec <[^>]*> lwl	\$a0,0\(\$at\)
0+00f0 <[^>]*> lwr	\$a0,3\(\$at\)
0+00f4 <[^>]*> lui	\$at,0x0
d90 2
a91 2
0+00f8 <[^>]*> addu	\$at,\$at,\$gp
0+00fc <[^>]*> lw	\$at,0\(\$at\)
d94 8
a101 8
0+0104 <[^>]*> addiu	\$at,\$at,1
0+0108 <[^>]*> sb	\$a0,1\(\$at\)
0+010c <[^>]*> srl	\$a0,\$a0,0x8
0+0110 <[^>]*> sb	\$a0,0\(\$at\)
0+0114 <[^>]*> lbu	\$at,1\(\$at\)
0+0118 <[^>]*> sll	\$a0,\$a0,0x8
0+011c <[^>]*> or	\$a0,\$a0,\$at
0+0120 <[^>]*> lui	\$at,0x0
d103 2
a104 2
0+0124 <[^>]*> addu	\$at,\$at,\$gp
0+0128 <[^>]*> lw	\$at,0\(\$at\)
d107 4
a110 4
0+0130 <[^>]*> addiu	\$at,\$at,1
0+0134 <[^>]*> swl	\$a0,0\(\$at\)
0+0138 <[^>]*> swr	\$a0,3\(\$at\)
0+013c <[^>]*> lui	\$at,0x0
d112 2
a113 2
0+0140 <[^>]*> addu	\$at,\$at,\$gp
0+0144 <[^>]*> lw	\$at,0\(\$at\)
d116 6
a121 6
0+014c <[^>]*> addiu	\$at,\$at,1
0+0150 <[^>]*> lb	\$a0,0\(\$at\)
0+0154 <[^>]*> lbu	\$at,1\(\$at\)
0+0158 <[^>]*> sll	\$a0,\$a0,0x8
0+015c <[^>]*> or	\$a0,\$a0,\$at
0+0160 <[^>]*> lui	\$at,0x0
d123 2
a124 2
0+0164 <[^>]*> addu	\$at,\$at,\$gp
0+0168 <[^>]*> lw	\$at,0\(\$at\)
d127 6
a132 6
0+0170 <[^>]*> addiu	\$at,\$at,1
0+0174 <[^>]*> lbu	\$a0,0\(\$at\)
0+0178 <[^>]*> lbu	\$at,1\(\$at\)
0+017c <[^>]*> sll	\$a0,\$a0,0x8
0+0180 <[^>]*> or	\$a0,\$a0,\$at
0+0184 <[^>]*> lw	\$at,0\(\$gp\)
d135 1
a135 1
0+018c <[^>]*> addiu	\$at,\$at,0
d138 4
a141 4
0+0194 <[^>]*> addiu	\$at,\$at,1
0+0198 <[^>]*> lwl	\$a0,0\(\$at\)
0+019c <[^>]*> lwr	\$a0,3\(\$at\)
0+01a0 <[^>]*> lw	\$at,0\(\$gp\)
d144 1
a144 1
0+01a8 <[^>]*> addiu	\$at,\$at,1000
d147 7
a153 7
0+01b0 <[^>]*> addiu	\$at,\$at,1
0+01b4 <[^>]*> sb	\$a0,1\(\$at\)
0+01b8 <[^>]*> srl	\$a0,\$a0,0x8
0+01bc <[^>]*> sb	\$a0,0\(\$at\)
0+01c0 <[^>]*> lbu	\$at,1\(\$at\)
0+01c4 <[^>]*> sll	\$a0,\$a0,0x8
0+01c8 <[^>]*> or	\$a0,\$a0,\$at
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Merge from mainline.
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	at,0\(gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	at,at,0
d17 5
a21 5
0+0010 <[^>]*> lb	a0,0\(at\)
0+0014 <[^>]*> lbu	at,1\(at\)
0+0018 <[^>]*> sll	a0,a0,0x8
0+001c <[^>]*> or	a0,a0,at
0+0020 <[^>]*> lui	at,0x0
d23 2
a24 2
0+0024 <[^>]*> addu	at,at,gp
0+0028 <[^>]*> lw	at,0\(at\)
d27 5
a31 5
0+0030 <[^>]*> lbu	a0,0\(at\)
0+0034 <[^>]*> lbu	at,1\(at\)
0+0038 <[^>]*> sll	a0,a0,0x8
0+003c <[^>]*> or	a0,a0,at
0+0040 <[^>]*> lui	at,0x0
d33 2
a34 2
0+0044 <[^>]*> addu	at,at,gp
0+0048 <[^>]*> lw	at,0\(at\)
d37 3
a39 3
0+0050 <[^>]*> lwl	a0,0\(at\)
0+0054 <[^>]*> lwr	a0,3\(at\)
0+0058 <[^>]*> lui	at,0x0
d41 2
a42 2
0+005c <[^>]*> addu	at,at,gp
0+0060 <[^>]*> lw	at,0\(at\)
d45 7
a51 7
0+0068 <[^>]*> sb	a0,1\(at\)
0+006c <[^>]*> srl	a0,a0,0x8
0+0070 <[^>]*> sb	a0,0\(at\)
0+0074 <[^>]*> lbu	at,1\(at\)
0+0078 <[^>]*> sll	a0,a0,0x8
0+007c <[^>]*> or	a0,a0,at
0+0080 <[^>]*> lui	at,0x0
d53 2
a54 2
0+0084 <[^>]*> addu	at,at,gp
0+0088 <[^>]*> lw	at,0\(at\)
d57 3
a59 3
0+0090 <[^>]*> swl	a0,0\(at\)
0+0094 <[^>]*> swr	a0,3\(at\)
0+0098 <[^>]*> lw	at,0\(gp\)
d62 1
a62 1
0+00a0 <[^>]*> addiu	at,at,0
d65 5
a69 5
0+00a8 <[^>]*> lb	a0,0\(at\)
0+00ac <[^>]*> lbu	at,1\(at\)
0+00b0 <[^>]*> sll	a0,a0,0x8
0+00b4 <[^>]*> or	a0,a0,at
0+00b8 <[^>]*> lw	at,0\(gp\)
d72 1
a72 1
0+00c0 <[^>]*> addiu	at,at,1000
d75 5
a79 5
0+00c8 <[^>]*> lbu	a0,0\(at\)
0+00cc <[^>]*> lbu	at,1\(at\)
0+00d0 <[^>]*> sll	a0,a0,0x8
0+00d4 <[^>]*> or	a0,a0,at
0+00d8 <[^>]*> lw	at,0\(gp\)
d82 1
a82 1
0+00e0 <[^>]*> addiu	at,at,0
d85 4
a88 4
0+00e8 <[^>]*> addiu	at,at,1
0+00ec <[^>]*> lwl	a0,0\(at\)
0+00f0 <[^>]*> lwr	a0,3\(at\)
0+00f4 <[^>]*> lui	at,0x0
d90 2
a91 2
0+00f8 <[^>]*> addu	at,at,gp
0+00fc <[^>]*> lw	at,0\(at\)
d94 8
a101 8
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> sb	a0,1\(at\)
0+010c <[^>]*> srl	a0,a0,0x8
0+0110 <[^>]*> sb	a0,0\(at\)
0+0114 <[^>]*> lbu	at,1\(at\)
0+0118 <[^>]*> sll	a0,a0,0x8
0+011c <[^>]*> or	a0,a0,at
0+0120 <[^>]*> lui	at,0x0
d103 2
a104 2
0+0124 <[^>]*> addu	at,at,gp
0+0128 <[^>]*> lw	at,0\(at\)
d107 4
a110 4
0+0130 <[^>]*> addiu	at,at,1
0+0134 <[^>]*> swl	a0,0\(at\)
0+0138 <[^>]*> swr	a0,3\(at\)
0+013c <[^>]*> lui	at,0x0
d112 2
a113 2
0+0140 <[^>]*> addu	at,at,gp
0+0144 <[^>]*> lw	at,0\(at\)
d116 6
a121 6
0+014c <[^>]*> addiu	at,at,1
0+0150 <[^>]*> lb	a0,0\(at\)
0+0154 <[^>]*> lbu	at,1\(at\)
0+0158 <[^>]*> sll	a0,a0,0x8
0+015c <[^>]*> or	a0,a0,at
0+0160 <[^>]*> lui	at,0x0
d123 2
a124 2
0+0164 <[^>]*> addu	at,at,gp
0+0168 <[^>]*> lw	at,0\(at\)
d127 6
a132 6
0+0170 <[^>]*> addiu	at,at,1
0+0174 <[^>]*> lbu	a0,0\(at\)
0+0178 <[^>]*> lbu	at,1\(at\)
0+017c <[^>]*> sll	a0,a0,0x8
0+0180 <[^>]*> or	a0,a0,at
0+0184 <[^>]*> lw	at,0\(gp\)
d135 1
a135 1
0+018c <[^>]*> addiu	at,at,0
d138 4
a141 4
0+0194 <[^>]*> addiu	at,at,1
0+0198 <[^>]*> lwl	a0,0\(at\)
0+019c <[^>]*> lwr	a0,3\(at\)
0+01a0 <[^>]*> lw	at,0\(gp\)
d144 1
a144 1
0+01a8 <[^>]*> addiu	at,at,1000
d147 7
a153 7
0+01b0 <[^>]*> addiu	at,at,1
0+01b4 <[^>]*> sb	a0,1\(at\)
0+01b8 <[^>]*> srl	a0,a0,0x8
0+01bc <[^>]*> sb	a0,0\(at\)
0+01c0 <[^>]*> lbu	at,1\(at\)
0+01c4 <[^>]*> sll	a0,a0,0x8
0+01c8 <[^>]*> or	a0,a0,at
@


