Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d251e29d194648adb9a8c75327ee4e95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCTestbench_tb_behav xil_defaultlib.SCTestbench_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'dataOut' [C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'dataOut' [C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'IMA' [C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DMA' [C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.Adder(inw2=2)
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MUX(sizeVal=5)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.SCTestbench_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCTestbench_tb_behav
