// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="spk_packet_rx,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.410000,HLS_SYN_LAT=14,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=2,HLS_SYN_FF=1208,HLS_SYN_LUT=836}" *)

module spk_packet_rx (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pre_in_TUSER,
        pre_in_TVALID,
        pre_in_TREADY,
        pre_in_TLAST,
        pre_in_TID,
        pre_in_TDATA,
        post_in_TUSER,
        post_in_TVALID,
        post_in_TREADY,
        post_in_TLAST,
        post_in_TID,
        post_in_TDATA,
        time_stamp_V_TDATA,
        time_stamp_V_TVALID,
        time_stamp_V_TREADY,
        spk_out_stream_TID,
        spk_out_stream_TVALID,
        spk_out_stream_TREADY,
        spk_out_stream_TUSER,
        spk_out_stream_TDATA,
        spk_out_stream_TDEST
);

parameter    ap_ST_st1_fsm_0 = 13'b1;
parameter    ap_ST_st2_fsm_1 = 13'b10;
parameter    ap_ST_st3_fsm_2 = 13'b100;
parameter    ap_ST_st4_fsm_3 = 13'b1000;
parameter    ap_ST_st5_fsm_4 = 13'b10000;
parameter    ap_ST_st6_fsm_5 = 13'b100000;
parameter    ap_ST_st7_fsm_6 = 13'b1000000;
parameter    ap_ST_st8_fsm_7 = 13'b10000000;
parameter    ap_ST_st9_fsm_8 = 13'b100000000;
parameter    ap_ST_st10_fsm_9 = 13'b1000000000;
parameter    ap_ST_st11_fsm_10 = 13'b10000000000;
parameter    ap_ST_pp0_stg0_fsm_11 = 13'b100000000000;
parameter    ap_ST_st16_fsm_12 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv13_13 = 13'b10011;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv5_13 = 5'b10011;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_C = 32'b1100;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] pre_in_TUSER;
input   pre_in_TVALID;
output   pre_in_TREADY;
input   pre_in_TLAST;
input  [11:0] pre_in_TID;
input  [127:0] pre_in_TDATA;
input  [4:0] post_in_TUSER;
input   post_in_TVALID;
output   post_in_TREADY;
input   post_in_TLAST;
input  [11:0] post_in_TID;
input  [127:0] post_in_TDATA;
input  [31:0] time_stamp_V_TDATA;
input   time_stamp_V_TVALID;
output   time_stamp_V_TREADY;
output  [11:0] spk_out_stream_TID;
output   spk_out_stream_TVALID;
input   spk_out_stream_TREADY;
output  [31:0] spk_out_stream_TUSER;
output  [127:0] spk_out_stream_TDATA;
output  [15:0] spk_out_stream_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_30;
reg   [4:0] pre_in_V_user_V_0_data_out;
wire    pre_in_V_user_V_0_vld_in;
wire    pre_in_V_user_V_0_vld_out;
reg    pre_in_V_user_V_0_ack_out;
reg   [4:0] pre_in_V_user_V_0_data_reg;
reg    pre_in_V_user_V_0_areset_d;
reg    pre_in_V_user_V_0_in_rdy;
reg    pre_in_V_user_V_0_has_vld_data_reg_i;
reg    pre_in_V_user_V_0_has_vld_data_reg;
wire    pre_in_V_last_0_vld_in;
wire    pre_in_V_last_0_vld_out;
reg    pre_in_V_last_0_ack_out;
reg    pre_in_V_last_0_areset_d;
reg    pre_in_V_last_0_in_rdy;
reg    pre_in_V_last_0_has_vld_data_reg_i;
reg    pre_in_V_last_0_has_vld_data_reg;
reg   [11:0] pre_in_V_id_V_0_data_out;
wire    pre_in_V_id_V_0_vld_in;
wire    pre_in_V_id_V_0_vld_out;
reg    pre_in_V_id_V_0_ack_out;
reg   [11:0] pre_in_V_id_V_0_data_reg;
reg    pre_in_V_id_V_0_areset_d;
reg    pre_in_V_id_V_0_in_rdy;
reg    pre_in_V_id_V_0_has_vld_data_reg_i;
reg    pre_in_V_id_V_0_has_vld_data_reg;
reg   [127:0] pre_in_V_data_V_0_data_out;
wire    pre_in_V_data_V_0_vld_in;
wire    pre_in_V_data_V_0_vld_out;
reg    pre_in_V_data_V_0_ack_out;
reg   [127:0] pre_in_V_data_V_0_data_reg;
reg    pre_in_V_data_V_0_areset_d;
reg    pre_in_V_data_V_0_in_rdy;
reg    pre_in_V_data_V_0_has_vld_data_reg_i;
reg    pre_in_V_data_V_0_has_vld_data_reg;
reg   [4:0] post_in_V_user_V_0_data_out;
wire    post_in_V_user_V_0_vld_in;
wire    post_in_V_user_V_0_vld_out;
reg    post_in_V_user_V_0_ack_out;
reg   [4:0] post_in_V_user_V_0_data_reg;
reg    post_in_V_user_V_0_areset_d;
reg    post_in_V_user_V_0_in_rdy;
reg    post_in_V_user_V_0_has_vld_data_reg_i;
reg    post_in_V_user_V_0_has_vld_data_reg;
reg    post_in_V_last_0_data_out;
wire    post_in_V_last_0_vld_in;
wire    post_in_V_last_0_vld_out;
reg    post_in_V_last_0_ack_out;
reg    post_in_V_last_0_data_reg;
reg    post_in_V_last_0_areset_d;
reg    post_in_V_last_0_in_rdy;
reg    post_in_V_last_0_has_vld_data_reg_i;
reg    post_in_V_last_0_has_vld_data_reg;
reg   [11:0] post_in_V_id_V_0_data_out;
wire    post_in_V_id_V_0_vld_in;
wire    post_in_V_id_V_0_vld_out;
reg    post_in_V_id_V_0_ack_out;
reg   [11:0] post_in_V_id_V_0_data_reg;
reg    post_in_V_id_V_0_areset_d;
reg    post_in_V_id_V_0_in_rdy;
reg    post_in_V_id_V_0_has_vld_data_reg_i;
reg    post_in_V_id_V_0_has_vld_data_reg;
reg   [127:0] post_in_V_data_V_0_data_out;
wire    post_in_V_data_V_0_vld_in;
wire    post_in_V_data_V_0_vld_out;
reg    post_in_V_data_V_0_ack_out;
reg   [127:0] post_in_V_data_V_0_data_reg;
reg    post_in_V_data_V_0_areset_d;
reg    post_in_V_data_V_0_in_rdy;
reg    post_in_V_data_V_0_has_vld_data_reg_i;
reg    post_in_V_data_V_0_has_vld_data_reg;
reg   [31:0] time_stamp_V_0_data_out;
wire    time_stamp_V_0_vld_in;
wire    time_stamp_V_0_vld_out;
reg    time_stamp_V_0_ack_out;
reg   [31:0] time_stamp_V_0_data_reg;
reg    time_stamp_V_0_areset_d;
reg    time_stamp_V_0_in_rdy;
reg    time_stamp_V_0_has_vld_data_reg_i;
reg    time_stamp_V_0_has_vld_data_reg;
reg    spk_out_stream_V_id_V_1_vld_in;
reg    spk_out_stream_V_id_V_1_ack_in;
wire    spk_out_stream_V_id_V_1_ack_out;
reg   [11:0] spk_out_stream_V_id_V_1_data_reg;
reg    spk_out_stream_V_id_V_1_sRdy;
reg    spk_out_stream_V_id_V_1_mVld;
reg    spk_out_stream_V_id_V_1_areset_d;
reg    spk_out_stream_V_user_1_vld_in;
wire    spk_out_stream_V_user_1_ack_out;
reg   [31:0] spk_out_stream_V_user_1_data_reg;
reg    spk_out_stream_V_user_1_sRdy;
reg    spk_out_stream_V_user_1_mVld;
reg    spk_out_stream_V_user_1_areset_d;
reg   [127:0] spk_out_stream_V_data_V_1_data_in;
reg    spk_out_stream_V_data_V_1_vld_in;
wire    spk_out_stream_V_data_V_1_ack_out;
reg   [127:0] spk_out_stream_V_data_V_1_data_reg;
reg    spk_out_stream_V_data_V_1_sRdy;
reg    spk_out_stream_V_data_V_1_mVld;
reg    spk_out_stream_V_data_V_1_areset_d;
reg   [15:0] spk_out_stream_V_dest_V_1_data_in;
reg    spk_out_stream_V_dest_V_1_vld_in;
wire    spk_out_stream_V_dest_V_1_ack_out;
reg   [15:0] spk_out_stream_V_dest_V_1_data_reg;
reg    spk_out_stream_V_dest_V_1_sRdy;
reg    spk_out_stream_V_dest_V_1_mVld;
reg    spk_out_stream_V_dest_V_1_areset_d;
wire   [11:0] spk_V_address0;
reg    spk_V_ce0;
wire   [127:0] spk_V_q0;
reg   [11:0] spk_V_address1;
reg    spk_V_ce1;
reg    spk_V_we1;
reg   [127:0] spk_V_d1;
reg    pre_in_TDATA_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_435;
wire   [0:0] grp_nbreadreq_fu_96_p6;
reg    post_in_TDATA_blk_n;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_448;
wire   [0:0] grp_nbreadreq_fu_122_p6;
reg    time_stamp_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_460;
reg    spk_out_stream_TDATA_blk_n;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it3;
reg   [0:0] tmp_9_reg_435;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_435_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_9_reg_435_pp0_iter2;
reg   [4:0] val_assign2_reg_203;
reg   [4:0] ap_reg_ppstg_val_assign2_reg_203_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_11;
reg    ap_sig_497;
reg   [0:0] tmp_reg_358;
reg    ap_sig_514;
reg   [4:0] empty_reg_362_0;
reg   [11:0] empty_reg_362_2;
reg   [127:0] empty_reg_362_3;
reg   [4:0] tmp_user_V_reg_369;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_535;
reg   [127:0] tmp_data_V_reg_374;
wire   [12:0] grp_fu_350_p3;
reg   [12:0] tmp_3_reg_384;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_548;
reg    ap_sig_553;
reg   [4:0] empty_6_reg_393_0;
reg   [0:0] empty_6_reg_393_1;
reg   [11:0] empty_6_reg_393_2;
reg   [127:0] empty_6_reg_393_3;
reg   [11:0] tmp_id_V_reg_401;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_574;
wire   [12:0] grp_fu_242_p2;
reg   [12:0] tmp_4_reg_412;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_585;
reg    ap_sig_590;
reg   [31:0] tmp_10_reg_429;
wire   [0:0] tmp_9_fu_272_p2;
wire   [4:0] j_fu_278_p2;
reg   [4:0] j_reg_439;
wire   [4:0] tmp_s_fu_284_p2;
reg   [4:0] tmp_s_reg_444;
wire   [0:0] exitcond_fu_290_p2;
reg   [0:0] exitcond_reg_449;
wire   [15:0] out_dest_V_fu_309_p1;
wire   [127:0] p_Result_s_fu_332_p5;
reg   [4:0] val_assign2_phi_fu_207_p4;
wire  signed [63:0] tmp_12_cast_fu_231_p1;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_641;
wire  signed [63:0] tmp_14_cast_fu_267_p1;
wire  signed [63:0] tmp_15_cast_fu_304_p1;
reg   [127:0] p_Val2_s_fu_92;
wire   [11:0] grp_fu_242_p0;
wire   [5:0] grp_fu_242_p1;
wire   [12:0] tmp_6_cast_fu_258_p1;
wire   [12:0] tmp_5_fu_262_p2;
wire   [12:0] tmp_5_cast_fu_296_p1;
wire   [12:0] tmp_7_fu_299_p2;
wire   [31:0] loc_V_trunc_fu_322_p1;
wire   [63:0] tmp_6_fu_325_p3;
wire   [11:0] grp_fu_350_p0;
wire   [5:0] grp_fu_350_p1;
wire   [4:0] grp_fu_350_p2;
reg    ap_sig_cseq_ST_st16_fsm_12;
reg    ap_sig_794;
reg    ap_sig_803;
reg   [12:0] ap_NS_fsm;
wire   [12:0] grp_fu_242_p00;
wire   [12:0] grp_fu_350_p00;
wire   [12:0] grp_fu_350_p20;
reg    ap_sig_620;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'b1;
#0 pre_in_V_user_V_0_in_rdy = 1'b0;
#0 pre_in_V_user_V_0_has_vld_data_reg = 1'b0;
#0 pre_in_V_last_0_in_rdy = 1'b0;
#0 pre_in_V_last_0_has_vld_data_reg = 1'b0;
#0 pre_in_V_id_V_0_in_rdy = 1'b0;
#0 pre_in_V_id_V_0_has_vld_data_reg = 1'b0;
#0 pre_in_V_data_V_0_in_rdy = 1'b0;
#0 pre_in_V_data_V_0_has_vld_data_reg = 1'b0;
#0 post_in_V_user_V_0_in_rdy = 1'b0;
#0 post_in_V_user_V_0_has_vld_data_reg = 1'b0;
#0 post_in_V_last_0_in_rdy = 1'b0;
#0 post_in_V_last_0_has_vld_data_reg = 1'b0;
#0 post_in_V_id_V_0_in_rdy = 1'b0;
#0 post_in_V_id_V_0_has_vld_data_reg = 1'b0;
#0 post_in_V_data_V_0_in_rdy = 1'b0;
#0 post_in_V_data_V_0_has_vld_data_reg = 1'b0;
#0 time_stamp_V_0_in_rdy = 1'b0;
#0 time_stamp_V_0_has_vld_data_reg = 1'b0;
#0 spk_out_stream_V_id_V_1_mVld = 1'b0;
#0 spk_out_stream_V_user_1_mVld = 1'b0;
#0 spk_out_stream_V_data_V_1_mVld = 1'b0;
#0 spk_out_stream_V_dest_V_1_mVld = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
end

spk_packet_rx_spk_V #(
    .DataWidth( 128 ),
    .AddressRange( 3040 ),
    .AddressWidth( 12 ))
spk_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(spk_V_address0),
    .ce0(spk_V_ce0),
    .q0(spk_V_q0),
    .address1(spk_V_address1),
    .ce1(spk_V_ce1),
    .we1(spk_V_we1),
    .d1(spk_V_d1)
);

spk_packet_rx_mul_12ns_6ns_13_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
spk_packet_rx_mul_12ns_6ns_13_3_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_242_p0),
    .din1(grp_fu_242_p1),
    .ce(1'b1),
    .dout(grp_fu_242_p2)
);

spk_packet_rx_mac_muladd_12ns_6ns_5ns_13_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
spk_packet_rx_mac_muladd_12ns_6ns_5ns_13_3_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_350_p0),
    .din1(grp_fu_350_p1),
    .din2(grp_fu_350_p2),
    .ce(1'b1),
    .dout(grp_fu_350_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))) & ~(1'b0 == exitcond_fu_290_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
            ap_reg_ppiten_pp0_it3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_data_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        post_in_V_data_V_0_has_vld_data_reg <= post_in_V_data_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_data_V_0_in_rdy <= 1'b0;
    end else begin
        post_in_V_data_V_0_in_rdy <= (post_in_V_data_V_0_ack_out | ~post_in_V_data_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_id_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        post_in_V_id_V_0_has_vld_data_reg <= post_in_V_id_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_id_V_0_in_rdy <= 1'b0;
    end else begin
        post_in_V_id_V_0_in_rdy <= (post_in_V_id_V_0_ack_out | ~post_in_V_id_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_last_0_has_vld_data_reg <= 1'b0;
    end else begin
        post_in_V_last_0_has_vld_data_reg <= post_in_V_last_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_last_0_in_rdy <= 1'b0;
    end else begin
        post_in_V_last_0_in_rdy <= (post_in_V_last_0_ack_out | ~post_in_V_last_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_user_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        post_in_V_user_V_0_has_vld_data_reg <= post_in_V_user_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        post_in_V_user_V_0_in_rdy <= 1'b0;
    end else begin
        post_in_V_user_V_0_in_rdy <= (post_in_V_user_V_0_ack_out | ~post_in_V_user_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_data_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        pre_in_V_data_V_0_has_vld_data_reg <= pre_in_V_data_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_data_V_0_in_rdy <= 1'b0;
    end else begin
        pre_in_V_data_V_0_in_rdy <= (pre_in_V_data_V_0_ack_out | ~pre_in_V_data_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_id_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        pre_in_V_id_V_0_has_vld_data_reg <= pre_in_V_id_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_id_V_0_in_rdy <= 1'b0;
    end else begin
        pre_in_V_id_V_0_in_rdy <= (pre_in_V_id_V_0_ack_out | ~pre_in_V_id_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_last_0_has_vld_data_reg <= 1'b0;
    end else begin
        pre_in_V_last_0_has_vld_data_reg <= pre_in_V_last_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_last_0_in_rdy <= 1'b0;
    end else begin
        pre_in_V_last_0_in_rdy <= (pre_in_V_last_0_ack_out | ~pre_in_V_last_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_user_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        pre_in_V_user_V_0_has_vld_data_reg <= pre_in_V_user_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_in_V_user_V_0_in_rdy <= 1'b0;
    end else begin
        pre_in_V_user_V_0_in_rdy <= (pre_in_V_user_V_0_ack_out | ~pre_in_V_user_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        spk_out_stream_V_data_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == spk_out_stream_V_data_V_1_vld_in)) begin
            spk_out_stream_V_data_V_1_mVld <= 1'b1;
        end else if ((1'b1 == spk_out_stream_V_data_V_1_ack_out)) begin
            spk_out_stream_V_data_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        spk_out_stream_V_dest_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == spk_out_stream_V_dest_V_1_vld_in)) begin
            spk_out_stream_V_dest_V_1_mVld <= 1'b1;
        end else if ((1'b1 == spk_out_stream_V_dest_V_1_ack_out)) begin
            spk_out_stream_V_dest_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        spk_out_stream_V_id_V_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == spk_out_stream_V_id_V_1_vld_in)) begin
            spk_out_stream_V_id_V_1_mVld <= 1'b1;
        end else if ((1'b1 == spk_out_stream_V_id_V_1_ack_out)) begin
            spk_out_stream_V_id_V_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        spk_out_stream_V_user_1_mVld <= 1'b0;
    end else begin
        if ((1'b1 == spk_out_stream_V_user_1_vld_in)) begin
            spk_out_stream_V_user_1_mVld <= 1'b1;
        end else if ((1'b1 == spk_out_stream_V_user_1_ack_out)) begin
            spk_out_stream_V_user_1_mVld <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        time_stamp_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        time_stamp_V_0_has_vld_data_reg <= time_stamp_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        time_stamp_V_0_in_rdy <= 1'b0;
    end else begin
        time_stamp_V_0_in_rdy <= (time_stamp_V_0_ack_out | ~time_stamp_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_620) begin
        if (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            p_Val2_s_fu_92 <= p_Result_s_fu_332_p5;
        end else if ((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            p_Val2_s_fu_92 <= spk_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))) & (1'b0 == exitcond_reg_449))) begin
        val_assign2_reg_203 <= j_reg_439;
    end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
        val_assign2_reg_203 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))))) begin
        ap_reg_ppstg_tmp_9_reg_435_pp0_iter1 <= tmp_9_reg_435;
        ap_reg_ppstg_val_assign2_reg_203_pp0_iter1 <= val_assign2_reg_203;
        exitcond_reg_449 <= exitcond_fu_290_p2;
        tmp_9_reg_435 <= tmp_9_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) begin
        ap_reg_ppstg_tmp_9_reg_435_pp0_iter2 <= ap_reg_ppstg_tmp_9_reg_435_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
        empty_6_reg_393_0 <= post_in_V_user_V_0_data_out;
        empty_6_reg_393_1 <= post_in_V_last_0_data_out;
        empty_6_reg_393_2 <= post_in_V_id_V_0_data_out;
        empty_6_reg_393_3 <= post_in_V_data_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
        empty_reg_362_0 <= pre_in_V_user_V_0_data_out;
        empty_reg_362_2 <= pre_in_V_id_V_0_data_out;
        empty_reg_362_3 <= pre_in_V_data_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))))) begin
        j_reg_439 <= j_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        post_in_V_data_V_0_areset_d <= ap_rst_n_inv;
        post_in_V_id_V_0_areset_d <= ap_rst_n_inv;
        post_in_V_last_0_areset_d <= ap_rst_n_inv;
        post_in_V_user_V_0_areset_d <= ap_rst_n_inv;
        pre_in_V_data_V_0_areset_d <= ap_rst_n_inv;
        pre_in_V_id_V_0_areset_d <= ap_rst_n_inv;
        pre_in_V_last_0_areset_d <= ap_rst_n_inv;
        pre_in_V_user_V_0_areset_d <= ap_rst_n_inv;
        spk_out_stream_V_data_V_1_areset_d <= ap_rst_n_inv;
        spk_out_stream_V_dest_V_1_areset_d <= ap_rst_n_inv;
        spk_out_stream_V_id_V_1_areset_d <= ap_rst_n_inv;
        spk_out_stream_V_user_1_areset_d <= ap_rst_n_inv;
        time_stamp_V_0_areset_d <= ap_rst_n_inv;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == post_in_V_data_V_0_vld_in) & (1'b1 == post_in_V_data_V_0_in_rdy))) begin
        post_in_V_data_V_0_data_reg <= post_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == post_in_V_id_V_0_vld_in) & (1'b1 == post_in_V_id_V_0_in_rdy))) begin
        post_in_V_id_V_0_data_reg <= post_in_TID;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == post_in_V_last_0_vld_in) & (1'b1 == post_in_V_last_0_in_rdy))) begin
        post_in_V_last_0_data_reg <= post_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == post_in_V_user_V_0_vld_in) & (1'b1 == post_in_V_user_V_0_in_rdy))) begin
        post_in_V_user_V_0_data_reg <= post_in_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == pre_in_V_data_V_0_vld_in) & (1'b1 == pre_in_V_data_V_0_in_rdy))) begin
        pre_in_V_data_V_0_data_reg <= pre_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == pre_in_V_id_V_0_vld_in) & (1'b1 == pre_in_V_id_V_0_in_rdy))) begin
        pre_in_V_id_V_0_data_reg <= pre_in_TID;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == pre_in_V_user_V_0_vld_in) & (1'b1 == pre_in_V_user_V_0_in_rdy))) begin
        pre_in_V_user_V_0_data_reg <= pre_in_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == spk_out_stream_V_data_V_1_vld_in) & (1'b1 == spk_out_stream_V_data_V_1_sRdy))) begin
        spk_out_stream_V_data_V_1_data_reg <= spk_out_stream_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == spk_out_stream_V_dest_V_1_vld_in) & (1'b1 == spk_out_stream_V_dest_V_1_sRdy))) begin
        spk_out_stream_V_dest_V_1_data_reg <= spk_out_stream_V_dest_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == spk_out_stream_V_id_V_1_vld_in) & (1'b1 == spk_out_stream_V_id_V_1_sRdy))) begin
        spk_out_stream_V_id_V_1_data_reg <= tmp_id_V_reg_401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == spk_out_stream_V_user_1_vld_in) & (1'b1 == spk_out_stream_V_user_1_sRdy))) begin
        spk_out_stream_V_user_1_data_reg <= tmp_10_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == time_stamp_V_0_vld_in) & (1'b1 == time_stamp_V_0_in_rdy))) begin
        time_stamp_V_0_data_reg <= time_stamp_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
        tmp_10_reg_429 <= time_stamp_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_3_reg_384 <= grp_fu_350_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_4_reg_412 <= grp_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_data_V_reg_374 <= empty_reg_362_3;
        tmp_user_V_reg_369 <= empty_reg_362_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_id_V_reg_401 <= empty_6_reg_393_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_514)) begin
        tmp_reg_358 <= grp_nbreadreq_fu_96_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))) & (1'b0 == tmp_9_fu_272_p2))) begin
        tmp_s_reg_444 <= tmp_s_fu_284_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_12) & ~ap_sig_803)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_12) & ~ap_sig_803)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_497) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_585) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_460) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_794) begin
        ap_sig_cseq_ST_st16_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_30) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_435) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_535) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_548) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_641) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_448) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_574) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6))) begin
        post_in_TDATA_blk_n = post_in_V_data_V_0_vld_out;
    end else begin
        post_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
        post_in_V_data_V_0_ack_out = 1'b1;
    end else begin
        post_in_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == post_in_V_data_V_0_has_vld_data_reg)) begin
        post_in_V_data_V_0_data_out = post_in_V_data_V_0_data_reg;
    end else begin
        post_in_V_data_V_0_data_out = post_in_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == post_in_V_data_V_0_vld_in) & (1'b0 == post_in_V_data_V_0_ack_out) & (1'b1 == post_in_V_data_V_0_in_rdy))) begin
        post_in_V_data_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == post_in_V_data_V_0_ack_out) & (1'b1 == post_in_V_data_V_0_has_vld_data_reg) & ((1'b0 == post_in_V_data_V_0_vld_in) | (1'b0 == post_in_V_data_V_0_in_rdy)))) begin
        post_in_V_data_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        post_in_V_data_V_0_has_vld_data_reg_i = post_in_V_data_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
        post_in_V_id_V_0_ack_out = 1'b1;
    end else begin
        post_in_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == post_in_V_id_V_0_has_vld_data_reg)) begin
        post_in_V_id_V_0_data_out = post_in_V_id_V_0_data_reg;
    end else begin
        post_in_V_id_V_0_data_out = post_in_TID;
    end
end

always @ (*) begin
    if (((1'b1 == post_in_V_id_V_0_vld_in) & (1'b0 == post_in_V_id_V_0_ack_out) & (1'b1 == post_in_V_id_V_0_in_rdy))) begin
        post_in_V_id_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == post_in_V_id_V_0_ack_out) & (1'b1 == post_in_V_id_V_0_has_vld_data_reg) & ((1'b0 == post_in_V_id_V_0_vld_in) | (1'b0 == post_in_V_id_V_0_in_rdy)))) begin
        post_in_V_id_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        post_in_V_id_V_0_has_vld_data_reg_i = post_in_V_id_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
        post_in_V_last_0_ack_out = 1'b1;
    end else begin
        post_in_V_last_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == post_in_V_last_0_has_vld_data_reg)) begin
        post_in_V_last_0_data_out = post_in_V_last_0_data_reg;
    end else begin
        post_in_V_last_0_data_out = post_in_TLAST;
    end
end

always @ (*) begin
    if (((1'b1 == post_in_V_last_0_vld_in) & (1'b0 == post_in_V_last_0_ack_out) & (1'b1 == post_in_V_last_0_in_rdy))) begin
        post_in_V_last_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == post_in_V_last_0_ack_out) & (1'b1 == post_in_V_last_0_has_vld_data_reg) & ((1'b0 == post_in_V_last_0_vld_in) | (1'b0 == post_in_V_last_0_in_rdy)))) begin
        post_in_V_last_0_has_vld_data_reg_i = 1'b0;
    end else begin
        post_in_V_last_0_has_vld_data_reg_i = post_in_V_last_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
        post_in_V_user_V_0_ack_out = 1'b1;
    end else begin
        post_in_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == post_in_V_user_V_0_has_vld_data_reg)) begin
        post_in_V_user_V_0_data_out = post_in_V_user_V_0_data_reg;
    end else begin
        post_in_V_user_V_0_data_out = post_in_TUSER;
    end
end

always @ (*) begin
    if (((1'b1 == post_in_V_user_V_0_vld_in) & (1'b0 == post_in_V_user_V_0_ack_out) & (1'b1 == post_in_V_user_V_0_in_rdy))) begin
        post_in_V_user_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == post_in_V_user_V_0_ack_out) & (1'b1 == post_in_V_user_V_0_has_vld_data_reg) & ((1'b0 == post_in_V_user_V_0_vld_in) | (1'b0 == post_in_V_user_V_0_in_rdy)))) begin
        post_in_V_user_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        post_in_V_user_V_0_has_vld_data_reg_i = post_in_V_user_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0))) begin
        pre_in_TDATA_blk_n = pre_in_V_data_V_0_vld_out;
    end else begin
        pre_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
        pre_in_V_data_V_0_ack_out = 1'b1;
    end else begin
        pre_in_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == pre_in_V_data_V_0_has_vld_data_reg)) begin
        pre_in_V_data_V_0_data_out = pre_in_V_data_V_0_data_reg;
    end else begin
        pre_in_V_data_V_0_data_out = pre_in_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == pre_in_V_data_V_0_vld_in) & (1'b0 == pre_in_V_data_V_0_ack_out) & (1'b1 == pre_in_V_data_V_0_in_rdy))) begin
        pre_in_V_data_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == pre_in_V_data_V_0_ack_out) & (1'b1 == pre_in_V_data_V_0_has_vld_data_reg) & ((1'b0 == pre_in_V_data_V_0_vld_in) | (1'b0 == pre_in_V_data_V_0_in_rdy)))) begin
        pre_in_V_data_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        pre_in_V_data_V_0_has_vld_data_reg_i = pre_in_V_data_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
        pre_in_V_id_V_0_ack_out = 1'b1;
    end else begin
        pre_in_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == pre_in_V_id_V_0_has_vld_data_reg)) begin
        pre_in_V_id_V_0_data_out = pre_in_V_id_V_0_data_reg;
    end else begin
        pre_in_V_id_V_0_data_out = pre_in_TID;
    end
end

always @ (*) begin
    if (((1'b1 == pre_in_V_id_V_0_vld_in) & (1'b0 == pre_in_V_id_V_0_ack_out) & (1'b1 == pre_in_V_id_V_0_in_rdy))) begin
        pre_in_V_id_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == pre_in_V_id_V_0_ack_out) & (1'b1 == pre_in_V_id_V_0_has_vld_data_reg) & ((1'b0 == pre_in_V_id_V_0_vld_in) | (1'b0 == pre_in_V_id_V_0_in_rdy)))) begin
        pre_in_V_id_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        pre_in_V_id_V_0_has_vld_data_reg_i = pre_in_V_id_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
        pre_in_V_last_0_ack_out = 1'b1;
    end else begin
        pre_in_V_last_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == pre_in_V_last_0_vld_in) & (1'b0 == pre_in_V_last_0_ack_out) & (1'b1 == pre_in_V_last_0_in_rdy))) begin
        pre_in_V_last_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == pre_in_V_last_0_ack_out) & (1'b1 == pre_in_V_last_0_has_vld_data_reg) & ((1'b0 == pre_in_V_last_0_vld_in) | (1'b0 == pre_in_V_last_0_in_rdy)))) begin
        pre_in_V_last_0_has_vld_data_reg_i = 1'b0;
    end else begin
        pre_in_V_last_0_has_vld_data_reg_i = pre_in_V_last_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
        pre_in_V_user_V_0_ack_out = 1'b1;
    end else begin
        pre_in_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == pre_in_V_user_V_0_has_vld_data_reg)) begin
        pre_in_V_user_V_0_data_out = pre_in_V_user_V_0_data_reg;
    end else begin
        pre_in_V_user_V_0_data_out = pre_in_TUSER;
    end
end

always @ (*) begin
    if (((1'b1 == pre_in_V_user_V_0_vld_in) & (1'b0 == pre_in_V_user_V_0_ack_out) & (1'b1 == pre_in_V_user_V_0_in_rdy))) begin
        pre_in_V_user_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == pre_in_V_user_V_0_ack_out) & (1'b1 == pre_in_V_user_V_0_has_vld_data_reg) & ((1'b0 == pre_in_V_user_V_0_vld_in) | (1'b0 == pre_in_V_user_V_0_in_rdy)))) begin
        pre_in_V_user_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        pre_in_V_user_V_0_has_vld_data_reg_i = pre_in_V_user_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        spk_V_address1 = tmp_14_cast_fu_267_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        spk_V_address1 = tmp_12_cast_fu_231_p1;
    end else begin
        spk_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))))) begin
        spk_V_ce0 = 1'b1;
    end else begin
        spk_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~ap_sig_590) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        spk_V_ce1 = 1'b1;
    end else begin
        spk_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        spk_V_d1 = empty_6_reg_393_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        spk_V_d1 = tmp_data_V_reg_374;
    end else begin
        spk_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~ap_sig_590) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(1'b0 == tmp_reg_358)))) begin
        spk_V_we1 = 1'b1;
    end else begin
        spk_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2)))) begin
        spk_out_stream_TDATA_blk_n = spk_out_stream_V_data_V_1_sRdy;
    end else begin
        spk_out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            spk_out_stream_V_data_V_1_data_in = p_Result_s_fu_332_p5;
        end else if ((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            spk_out_stream_V_data_V_1_data_in = spk_V_q0;
        end else begin
            spk_out_stream_V_data_V_1_data_in = 'bx;
        end
    end else begin
        spk_out_stream_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))))) begin
        spk_out_stream_V_data_V_1_vld_in = 1'b1;
    end else begin
        spk_out_stream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            spk_out_stream_V_dest_V_1_data_in = ap_const_lv16_0;
        end else if ((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1)) begin
            spk_out_stream_V_dest_V_1_data_in = out_dest_V_fu_309_p1;
        end else begin
            spk_out_stream_V_dest_V_1_data_in = 'bx;
        end
    end else begin
        spk_out_stream_V_dest_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))))) begin
        spk_out_stream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        spk_out_stream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))))) begin
        spk_out_stream_V_id_V_1_vld_in = 1'b1;
    end else begin
        spk_out_stream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))))))) begin
        spk_out_stream_V_user_1_vld_in = 1'b1;
    end else begin
        spk_out_stream_V_user_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
        time_stamp_V_0_ack_out = 1'b1;
    end else begin
        time_stamp_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == time_stamp_V_0_has_vld_data_reg)) begin
        time_stamp_V_0_data_out = time_stamp_V_0_data_reg;
    end else begin
        time_stamp_V_0_data_out = time_stamp_V_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == time_stamp_V_0_vld_in) & (1'b0 == time_stamp_V_0_ack_out) & (1'b1 == time_stamp_V_0_in_rdy))) begin
        time_stamp_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == time_stamp_V_0_ack_out) & (1'b1 == time_stamp_V_0_has_vld_data_reg) & ((1'b0 == time_stamp_V_0_vld_in) | (1'b0 == time_stamp_V_0_in_rdy)))) begin
        time_stamp_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        time_stamp_V_0_has_vld_data_reg_i = time_stamp_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(1'b0 == empty_6_reg_393_1))) begin
        time_stamp_V_TDATA_blk_n = time_stamp_V_0_vld_out;
    end else begin
        time_stamp_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_11) & (1'b0 == exitcond_reg_449))) begin
        val_assign2_phi_fu_207_p4 = j_reg_439;
    end else begin
        val_assign2_phi_fu_207_p4 = val_assign2_reg_203;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (((grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~(grp_nbreadreq_fu_96_p6 == 1'b0) & ~ap_sig_514)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            if (((1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
                ap_NS_fsm = ap_ST_st16_fsm_12;
            end else if ((~(1'b0 == grp_nbreadreq_fu_122_p6) & ~ap_sig_553)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            if ((~(1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end else if (((1'b0 == empty_6_reg_393_1) & ~ap_sig_590)) begin
                ap_NS_fsm = ap_ST_st16_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_pp0_stg0_fsm_11 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))) & ~(1'b1 == ap_reg_ppiten_pp0_it2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))) & ~(1'b1 == ap_reg_ppiten_pp0_it2))) begin
                ap_NS_fsm = ap_ST_st16_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_11;
            end
        end
        ap_ST_st16_fsm_12 : begin
            if (~ap_sig_803) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_30 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_435 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_448 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_460 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_497 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_514 = (~(grp_nbreadreq_fu_96_p6 == 1'b0) & (pre_in_V_user_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_sig_535 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_548 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_553 = (~(1'b0 == grp_nbreadreq_fu_122_p6) & (post_in_V_user_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_sig_574 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_585 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_590 = (~(1'b0 == empty_6_reg_393_1) & (time_stamp_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_sig_620 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter1) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)))) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (((1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in)) | (~(1'b0 == ap_reg_ppstg_tmp_9_reg_435_pp0_iter2) & (1'b0 == spk_out_stream_V_id_V_1_ack_in))))));
end

always @ (*) begin
    ap_sig_641 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_794 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_803 = ((spk_out_stream_V_id_V_1_sRdy == 1'b0) | (spk_out_stream_V_user_1_sRdy == 1'b0) | (spk_out_stream_V_data_V_1_sRdy == 1'b0) | (spk_out_stream_V_dest_V_1_sRdy == 1'b0));
end

assign exitcond_fu_290_p2 = ((val_assign2_phi_fu_207_p4 == ap_const_lv5_13) ? 1'b1 : 1'b0);

assign grp_fu_242_p0 = grp_fu_242_p00;

assign grp_fu_242_p00 = empty_6_reg_393_2;

assign grp_fu_242_p1 = ap_const_lv13_13;

assign grp_fu_350_p0 = grp_fu_350_p00;

assign grp_fu_350_p00 = empty_reg_362_2;

assign grp_fu_350_p1 = ap_const_lv13_13;

assign grp_fu_350_p2 = grp_fu_350_p20;

assign grp_fu_350_p20 = tmp_user_V_reg_369;

assign grp_nbreadreq_fu_122_p6 = (post_in_V_user_V_0_vld_out & post_in_V_last_0_vld_out & post_in_V_id_V_0_vld_out & post_in_V_data_V_0_vld_out);

assign grp_nbreadreq_fu_96_p6 = (pre_in_V_user_V_0_vld_out & pre_in_V_last_0_vld_out & pre_in_V_id_V_0_vld_out & pre_in_V_data_V_0_vld_out);

assign j_fu_278_p2 = (val_assign2_phi_fu_207_p4 + ap_const_lv5_1);

assign loc_V_trunc_fu_322_p1 = tmp_id_V_reg_401;

assign out_dest_V_fu_309_p1 = ap_reg_ppstg_val_assign2_reg_203_pp0_iter1;

assign p_Result_s_fu_332_p5 = {{p_Val2_s_fu_92[32'd127 : 32'd64]}, {tmp_6_fu_325_p3}};

assign post_in_TREADY = post_in_V_data_V_0_in_rdy;

assign post_in_V_data_V_0_vld_in = post_in_TVALID;

assign post_in_V_data_V_0_vld_out = ((post_in_TVALID | post_in_V_data_V_0_has_vld_data_reg) & ~post_in_V_data_V_0_areset_d);

assign post_in_V_id_V_0_vld_in = post_in_TVALID;

assign post_in_V_id_V_0_vld_out = ((post_in_TVALID | post_in_V_id_V_0_has_vld_data_reg) & ~post_in_V_id_V_0_areset_d);

assign post_in_V_last_0_vld_in = post_in_TVALID;

assign post_in_V_last_0_vld_out = ((post_in_TVALID | post_in_V_last_0_has_vld_data_reg) & ~post_in_V_last_0_areset_d);

assign post_in_V_user_V_0_vld_in = post_in_TVALID;

assign post_in_V_user_V_0_vld_out = ((post_in_TVALID | post_in_V_user_V_0_has_vld_data_reg) & ~post_in_V_user_V_0_areset_d);

assign pre_in_TREADY = pre_in_V_data_V_0_in_rdy;

assign pre_in_V_data_V_0_vld_in = pre_in_TVALID;

assign pre_in_V_data_V_0_vld_out = ((pre_in_TVALID | pre_in_V_data_V_0_has_vld_data_reg) & ~pre_in_V_data_V_0_areset_d);

assign pre_in_V_id_V_0_vld_in = pre_in_TVALID;

assign pre_in_V_id_V_0_vld_out = ((pre_in_TVALID | pre_in_V_id_V_0_has_vld_data_reg) & ~pre_in_V_id_V_0_areset_d);

assign pre_in_V_last_0_vld_in = pre_in_TVALID;

assign pre_in_V_last_0_vld_out = ((pre_in_TVALID | pre_in_V_last_0_has_vld_data_reg) & ~pre_in_V_last_0_areset_d);

assign pre_in_V_user_V_0_vld_in = pre_in_TVALID;

assign pre_in_V_user_V_0_vld_out = ((pre_in_TVALID | pre_in_V_user_V_0_has_vld_data_reg) & ~pre_in_V_user_V_0_areset_d);

assign spk_V_address0 = tmp_15_cast_fu_304_p1;

assign spk_out_stream_TDATA = spk_out_stream_V_data_V_1_data_reg;

assign spk_out_stream_TDEST = spk_out_stream_V_dest_V_1_data_reg;

assign spk_out_stream_TID = spk_out_stream_V_id_V_1_data_reg;

assign spk_out_stream_TUSER = spk_out_stream_V_user_1_data_reg;

assign spk_out_stream_TVALID = spk_out_stream_V_dest_V_1_mVld;

assign spk_out_stream_V_data_V_1_ack_out = spk_out_stream_TREADY;

always @ (*) begin
    spk_out_stream_V_data_V_1_sRdy = (~spk_out_stream_V_data_V_1_areset_d & (spk_out_stream_TREADY | ~spk_out_stream_V_data_V_1_mVld));
end

assign spk_out_stream_V_dest_V_1_ack_out = spk_out_stream_TREADY;

always @ (*) begin
    spk_out_stream_V_dest_V_1_sRdy = (~spk_out_stream_V_dest_V_1_areset_d & (spk_out_stream_TREADY | ~spk_out_stream_V_dest_V_1_mVld));
end

always @ (*) begin
    spk_out_stream_V_id_V_1_ack_in = (~spk_out_stream_V_id_V_1_areset_d & (spk_out_stream_TREADY | ~spk_out_stream_V_id_V_1_mVld));
end

assign spk_out_stream_V_id_V_1_ack_out = spk_out_stream_TREADY;

always @ (*) begin
    spk_out_stream_V_id_V_1_sRdy = (~spk_out_stream_V_id_V_1_areset_d & (spk_out_stream_TREADY | ~spk_out_stream_V_id_V_1_mVld));
end

assign spk_out_stream_V_user_1_ack_out = spk_out_stream_TREADY;

always @ (*) begin
    spk_out_stream_V_user_1_sRdy = (~spk_out_stream_V_user_1_areset_d & (spk_out_stream_TREADY | ~spk_out_stream_V_user_1_mVld));
end

assign time_stamp_V_0_vld_in = time_stamp_V_TVALID;

assign time_stamp_V_0_vld_out = ((time_stamp_V_TVALID | time_stamp_V_0_has_vld_data_reg) & ~time_stamp_V_0_areset_d);

assign time_stamp_V_TREADY = time_stamp_V_0_in_rdy;

assign tmp_12_cast_fu_231_p1 = $signed(tmp_3_reg_384);

assign tmp_14_cast_fu_267_p1 = $signed(tmp_5_fu_262_p2);

assign tmp_15_cast_fu_304_p1 = $signed(tmp_7_fu_299_p2);

assign tmp_5_cast_fu_296_p1 = tmp_s_reg_444;

assign tmp_5_fu_262_p2 = (tmp_4_reg_412 + tmp_6_cast_fu_258_p1);

assign tmp_6_cast_fu_258_p1 = empty_6_reg_393_0;

assign tmp_6_fu_325_p3 = {{tmp_10_reg_429}, {loc_V_trunc_fu_322_p1}};

assign tmp_7_fu_299_p2 = (tmp_4_reg_412 + tmp_5_cast_fu_296_p1);

assign tmp_9_fu_272_p2 = ((val_assign2_phi_fu_207_p4 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_s_fu_284_p2 = ($signed(val_assign2_phi_fu_207_p4) + $signed(ap_const_lv5_1F));

endmodule //spk_packet_rx
