VLSI and Asic Design Labs 2018

Tools: irsim,ngSpice,Magic

Lab 1: Layout and spice simulation for 1bit full-adder.

Lab 2: Layout and spice simulation for D-FlipFlop.

Lab 3: Layout and spice simulation for 1) Adder/Subtractor 1-bit , 2) Shift Register 8-bit.

Lab 4: Study of signal delay in the polysilicon line and interpolation inverters to reduce the delay.
