

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Dec 12 14:59:36 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1769583|  1769863|  1769584|  1769864|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+---------+---------+---------+
        |                             |                  |      Latency      |      Interval     | Pipeline|
        |           Instance          |      Module      |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------------+------------------+---------+---------+---------+---------+---------+
        |grp_dut_mel_into_dct_fu_113  |dut_mel_into_dct  |  1756840|  1757120|  1756840|  1757120|   none  |
        +-----------------------------+------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  12740|  12740|       260|          -|          -|    49|    no    |
        | + Loop 1.1  |    258|    258|         2|          -|          -|   129|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     49|
|FIFO             |        -|      -|       -|      -|
|Instance         |       83|     20|    3134|   5095|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       99|     20|    3183|   5207|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      9|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+------+------+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+------------------+---------+-------+------+------+
    |grp_dut_mel_into_dct_fu_113  |dut_mel_into_dct  |       83|     20|  3134|  5095|
    +-----------------------------+------------------+---------+-------+------+------+
    |Total                        |                  |       83|     20|  3134|  5095|
    +-----------------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |stage1_U  |dut_stage1  |       16|  0|   0|  6321|   32|     1|       202272|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |       16|  0|   0|  6321|   32|     1|       202272|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_130_p2         |     +    |      0|  0|   6|           6|           1|
    |j_5_fu_164_p2         |     +    |      0|  0|   8|           8|           1|
    |tmp_35_fu_179_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_s_fu_152_p2       |     +    |      0|  0|  14|          14|          14|
    |ap_sig_90             |    and   |      0|  0|   1|           1|           1|
    |exitcond11_fu_124_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_158_p2    |   icmp   |      0|  0|   3|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  49|          57|          44|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   1|          7|    1|          7|
    |i_reg_91            |   6|          2|    6|         12|
    |j_reg_102           |   8|          2|    8|         16|
    |stage1_address0     |  13|          3|   13|         39|
    |stage1_ce0          |   1|          3|    1|          3|
    |strm_in_V_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_V_blk_n  |   1|          2|    1|          2|
    |strm_out_V_V_din    |  32|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         24|   63|        177|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_reg_grp_dut_mel_into_dct_fu_113_ap_start  |   1|   0|    1|          0|
    |i_6_reg_197                                  |   6|   0|    6|          0|
    |i_reg_91                                     |   6|   0|    6|          0|
    |j_5_reg_210                                  |   8|   0|    8|          0|
    |j_reg_102                                    |   8|   0|    8|          0|
    |tmp_s_reg_202                                |  14|   0|   14|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  49|   0|   49|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

