Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:20:44 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.675        0.000                      0                 5884        0.039        0.000                      0                 5884        2.927        0.000                       0                  2730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.675        0.000                      0                 5884        0.039        0.000                      0                 5884        2.927        0.000                       0                  2730  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.842ns (19.554%)  route 3.464ns (80.446%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.942     2.434    A0_0/A0_0_addr0[0]
    SLICE_X23Y40         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.613 r  A0_0/out[26]_i_26/O
                         net (fo=1, routed)           0.011     2.624    A0_0/out[26]_i_26_n_0
    SLICE_X23Y40         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     2.700 r  A0_0/out_reg[26]_i_12/O
                         net (fo=1, routed)           0.000     2.700    A0_0/out_reg[26]_i_12_n_0
    SLICE_X23Y40         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     2.727 r  A0_0/out_reg[26]_i_5/O
                         net (fo=1, routed)           0.313     3.040    A0_0/out_reg[26]_i_5_n_0
    SLICE_X23Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.156 r  A0_0/out[26]_i_1/O
                         net (fo=3, routed)           1.186     4.342    A_read0_0/A0_0_read_data[26]
    SLICE_X38Y13         FDRE                                         r  A_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y13         FDRE                                         r  A_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y13         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.844ns (20.490%)  route 3.275ns (79.510%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.024     2.516    A0_0/A0_0_addr0[0]
    SLICE_X24Y40         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     2.693 r  A0_0/out[28]_i_29/O
                         net (fo=1, routed)           0.014     2.707    A0_0/out[28]_i_29_n_0
    SLICE_X24Y40         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.079     2.786 r  A0_0/out_reg[28]_i_13/O
                         net (fo=1, routed)           0.000     2.786    A0_0/out_reg[28]_i_13_n_0
    SLICE_X24Y40         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     2.814 r  A0_0/out_reg[28]_i_5/O
                         net (fo=1, routed)           0.368     3.182    A0_0/out_reg[28]_i_5_n_0
    SLICE_X25Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.298 r  A0_0/out[28]_i_1/O
                         net (fo=3, routed)           0.857     4.155    A_read0_0/A0_0_read_data[28]
    SLICE_X36Y12         FDRE                                         r  A_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X36Y12         FDRE                                         r  A_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X36Y12         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.669ns (16.551%)  route 3.373ns (83.449%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.350     1.369    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.469 r  fsm0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.073     2.542    A0_0/A0_0_addr0[1]
    SLICE_X22Y38         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.642 r  A0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.010     2.652    A0_0/out[21]_i_28_n_0
    SLICE_X22Y38         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     2.727 r  A0_0/out_reg[21]_i_13/O
                         net (fo=1, routed)           0.000     2.727    A0_0/out_reg[21]_i_13_n_0
    SLICE_X22Y38         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.754 r  A0_0/out_reg[21]_i_5/O
                         net (fo=1, routed)           0.289     3.043    A0_0/out_reg[21]_i_5_n_0
    SLICE_X22Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.083 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.995     4.078    A_read0_0/A0_0_read_data[21]
    SLICE_X36Y12         FDRE                                         r  A_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.024     7.024    A_read0_0/clk
    SLICE_X36Y12         FDRE                                         r  A_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X36Y12         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][0][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.705ns (18.072%)  route 3.196ns (81.928%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 r  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 f  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.359     1.378    fsm5/A_sh_read0_0_write_en
    SLICE_X31Y6          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     1.526 f  fsm5/mem[7][7][31]_i_9/O
                         net (fo=8, routed)           0.432     1.958    fsm5/mem[7][7][31]_i_9_n_0
    SLICE_X28Y9          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     2.072 r  fsm5/mem[7][0][31]_i_2/O
                         net (fo=8, routed)           0.178     2.250    fsm0/mem_reg[0][0]_7
    SLICE_X27Y8          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.366 r  fsm0/mem[0][0][31]_i_1/O
                         net (fo=32, routed)          1.571     3.937    A0_0/mem_reg[0][0][0]_0
    SLICE_X34Y39         FDRE                                         r  A0_0/mem_reg[0][0][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.026     7.026    A0_0/clk
    SLICE_X34Y39         FDRE                                         r  A0_0/mem_reg[0][0][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y39         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    A0_0/mem_reg[0][0][27]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.763ns (19.234%)  route 3.204ns (80.766%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.916     2.408    A0_0/A0_0_addr0[0]
    SLICE_X17Y25         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     2.508 r  A0_0/out[16]_i_21/O
                         net (fo=1, routed)           0.011     2.519    A0_0/out[16]_i_21_n_0
    SLICE_X17Y25         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     2.595 r  A0_0/out_reg[16]_i_9/O
                         net (fo=1, routed)           0.000     2.595    A0_0/out_reg[16]_i_9_n_0
    SLICE_X17Y25         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.622 r  A0_0/out_reg[16]_i_3/O
                         net (fo=1, routed)           0.533     3.155    A0_0/out_reg[16]_i_3_n_0
    SLICE_X22Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.271 r  A0_0/out[16]_i_1/O
                         net (fo=3, routed)           0.732     4.003    A_read0_0/A0_0_read_data[16]
    SLICE_X34Y12         FDRE                                         r  A_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X34Y12         FDRE                                         r  A_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y12         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.669ns (16.988%)  route 3.269ns (83.012%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.350     1.369    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.469 r  fsm0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.073     2.542    A0_0/A0_0_addr0[1]
    SLICE_X22Y38         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.642 r  A0_0/out[21]_i_28/O
                         net (fo=1, routed)           0.010     2.652    A0_0/out[21]_i_28_n_0
    SLICE_X22Y38         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     2.727 r  A0_0/out_reg[21]_i_13/O
                         net (fo=1, routed)           0.000     2.727    A0_0/out_reg[21]_i_13_n_0
    SLICE_X22Y38         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.754 r  A0_0/out_reg[21]_i_5/O
                         net (fo=1, routed)           0.289     3.043    A0_0/out_reg[21]_i_5_n_0
    SLICE_X22Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.083 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.891     3.974    A_read1_0/A0_0_read_data[21]
    SLICE_X28Y12         FDRE                                         r  A_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y12         FDRE                                         r  A_read1_0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y12         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.847ns (21.646%)  route 3.066ns (78.354%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.786     2.278    A0_0/A0_0_addr0[0]
    SLICE_X20Y35         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     2.394 r  A0_0/out[22]_i_16/O
                         net (fo=1, routed)           0.018     2.412    A0_0/out[22]_i_16_n_0
    SLICE_X20Y35         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     2.492 r  A0_0/out_reg[22]_i_7/O
                         net (fo=1, routed)           0.000     2.492    A0_0/mem[22]
    SLICE_X20Y35         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.520 r  A0_0/out_reg[22]_i_2/O
                         net (fo=1, routed)           0.449     2.969    A0_0/out_reg[22]_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.148 r  A0_0/out[22]_i_1/O
                         net (fo=3, routed)           0.801     3.949    A_read0_0/A0_0_read_data[22]
    SLICE_X36Y14         FDRE                                         r  A_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X36Y14         FDRE                                         r  A_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y14         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.820ns (21.101%)  route 3.066ns (78.899%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.746     2.238    A0_0/A0_0_addr0[0]
    SLICE_X24Y12         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     2.352 r  A0_0/out[10]_i_14/O
                         net (fo=1, routed)           0.027     2.379    A0_0/out[10]_i_14_n_0
    SLICE_X24Y12         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     2.462 r  A0_0/out_reg[10]_i_6/O
                         net (fo=1, routed)           0.000     2.462    A0_0/out_reg[10]_i_6_n_0
    SLICE_X24Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.492 r  A0_0/out_reg[10]_i_2/O
                         net (fo=1, routed)           0.218     2.710    A0_0/out_reg[10]_i_2_n_0
    SLICE_X25Y11         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.859 r  A0_0/out[10]_i_1/O
                         net (fo=3, routed)           1.063     3.922    A_read0_0/A0_0_read_data[10]
    SLICE_X38Y11         FDRE                                         r  A_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y11         FDRE                                         r  A_read0_0/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y11         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.702ns (18.182%)  route 3.159ns (81.818%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.350     1.369    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.469 r  fsm0/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         0.962     2.431    A0_0/A0_0_addr0[1]
    SLICE_X34Y37         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.493 r  A0_0/out[23]_i_22/O
                         net (fo=1, routed)           0.027     2.520    A0_0/out[23]_i_22_n_0
    SLICE_X34Y37         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     2.603 r  A0_0/out_reg[23]_i_10/O
                         net (fo=1, routed)           0.000     2.603    A0_0/out_reg[23]_i_10_n_0
    SLICE_X34Y37         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.633 r  A0_0/out_reg[23]_i_4/O
                         net (fo=1, routed)           0.383     3.016    A0_0/out_reg[23]_i_4_n_0
    SLICE_X31Y31         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.116 r  A0_0/out[23]_i_1/O
                         net (fo=3, routed)           0.781     3.897    A_read0_0/A0_0_read_data[23]
    SLICE_X36Y14         FDRE                                         r  A_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X36Y14         FDRE                                         r  A_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X36Y14         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.847ns (22.029%)  route 2.998ns (77.971%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.036     0.036    fsm6/clk
    SLICE_X35Y3          FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  fsm6/out_reg[0]/Q
                         net (fo=18, routed)          0.400     0.535    fsm6/fsm6_out[0]
    SLICE_X35Y3          LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.699 f  fsm6/out[3]_i_6/O
                         net (fo=2, routed)           0.256     0.955    fsm5/done_reg_1
    SLICE_X35Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     1.019 r  fsm5/out[31]_i_3__0/O
                         net (fo=41, routed)          0.356     1.375    fsm0/mem_reg[0][7][0]_0
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     1.492 r  fsm0/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         0.786     2.278    A0_0/A0_0_addr0[0]
    SLICE_X20Y35         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     2.394 r  A0_0/out[22]_i_16/O
                         net (fo=1, routed)           0.018     2.412    A0_0/out[22]_i_16_n_0
    SLICE_X20Y35         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     2.492 r  A0_0/out_reg[22]_i_7/O
                         net (fo=1, routed)           0.000     2.492    A0_0/mem[22]
    SLICE_X20Y35         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.520 r  A0_0/out_reg[22]_i_2/O
                         net (fo=1, routed)           0.449     2.969    A0_0/out_reg[22]_i_2_n_0
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.148 r  A0_0/out[22]_i_1/O
                         net (fo=3, routed)           0.733     3.881    A_sh_read0_0/A0_0_read_data[22]
    SLICE_X34Y14         FDRE                                         r  A_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2761, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X34Y14         FDRE                                         r  A_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y14         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  3.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y9          FDRE                                         r  mult_pipe0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[3]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read0_0/out[3]
    SLICE_X41Y9          FDRE                                         r  bin_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X41Y9          FDRE                                         r  bin_read0_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y9          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X41Y11         FDRE                                         r  bin_read0_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[6]/Q
                         net (fo=1, routed)           0.059     0.110    t_0/out_reg[6]_1
    SLICE_X41Y11         FDRE                                         r  t_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    t_0/clk
    SLICE_X41Y11         FDRE                                         r  t_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X27Y3          FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read1_0/Q[14]
    SLICE_X27Y2          FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X27Y2          FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y2          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X41Y9          FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/out[1]
    SLICE_X41Y11         FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X41Y11         FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y11         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X27Y5          FDRE                                         r  mult_pipe1/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.060     0.112    mult_pipe1/p_1_in[13]
    SLICE_X27Y3          FDRE                                         r  mult_pipe1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X27Y3          FDRE                                         r  mult_pipe1/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y3          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y5          FDRE                                         r  mult_pipe1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.063     0.115    mult_pipe1/p_1_in[4]
    SLICE_X27Y5          FDRE                                         r  mult_pipe1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X27Y5          FDRE                                         r  mult_pipe1/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y5          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X26Y30         FDRE                                         r  A_int_read0_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  A_int_read0_0/out_reg[29]/Q
                         net (fo=64, routed)          0.063     0.116    A0_0/mem_reg[7][7][29]_0
    SLICE_X27Y30         FDRE                                         r  A0_0/mem_reg[3][5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.018     0.018    A0_0/clk
    SLICE_X27Y30         FDRE                                         r  A0_0/mem_reg[3][5][29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y30         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[3][5][29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X32Y20         FDRE                                         r  A_int_read0_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[5]/Q
                         net (fo=64, routed)          0.065     0.116    A0_0/mem_reg[7][7][5]_0
    SLICE_X32Y21         FDRE                                         r  A0_0/mem_reg[5][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.018     0.018    A0_0/clk
    SLICE_X32Y21         FDRE                                         r  A0_0/mem_reg[5][0][5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y21         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[5][0][5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y5          FDRE                                         r  mult_pipe1/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.065     0.117    mult_pipe1/p_1_in[6]
    SLICE_X28Y4          FDRE                                         r  mult_pipe1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X28Y4          FDRE                                         r  mult_pipe1/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y4          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X40Y15         FDRE                                         r  bin_read0_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bin_read0_0/out_reg[23]/Q
                         net (fo=1, routed)           0.064     0.117    t_0/out_reg[23]_1
    SLICE_X40Y14         FDRE                                         r  t_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2761, unset)         0.019     0.019    t_0/clk
    SLICE_X40Y14         FDRE                                         r  t_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y14         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    t_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1  y0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1  y0/mem_reg_0_7_13_13/SP/CLK



