 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:00:46 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[4]/CK (DFF_X1)                               0.0000     0.0000 r
  row2_reg[4]/Q (DFF_X1)                                0.6441     0.6441 f
  U879/ZN (XNOR2_X2)                                    0.2879     0.9320 f
  U1292/ZN (XNOR2_X2)                                   0.3176     1.2496 f
  U1293/ZN (XNOR2_X2)                                   0.2672     1.5168 f
  U790/ZN (NAND2_X2)                                    0.1471     1.6639 r
  U565/ZN (INV_X2)                                      0.0490     1.7129 f
  U787/ZN (NAND2_X2)                                    0.0795     1.7924 r
  U1072/ZN (NAND2_X2)                                   0.0595     1.8519 f
  U792/ZN (NAND3_X2)                                    0.1388     1.9907 r
  U788/ZN (NAND3_X2)                                    0.0768     2.0675 f
  dut_sram_write_data_reg[2]/D (DFF_X2)                 0.0000     2.0675 f
  data arrival time                                                2.0675

  clock clk (rise edge)                                 2.4250     2.4250
  clock network delay (ideal)                           0.0000     2.4250
  clock uncertainty                                    -0.0500     2.3750
  dut_sram_write_data_reg[2]/CK (DFF_X2)                0.0000     2.3750 r
  library setup time                                   -0.3066     2.0684
  data required time                                               2.0684
  --------------------------------------------------------------------------
  data required time                                               2.0684
  data arrival time                                               -2.0675
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0010


1
