Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 17c5ee96bcea49848e4a05804d2f254b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot BCDInc_12_behav xil_defaultlib.BCDInc_12 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl_adder_n of entity xil_defaultlib.Adder_N [adder_n_default]
Compiling architecture rtl_bcdinc_12 of entity xil_defaultlib.bcdinc_12
Built simulation snapshot BCDInc_12_behav
