<Processor name="MKE14Z7" description="MKE14Z128VLH7,MKE14Z128VLL7,MKE14Z256VLH7,MKE14Z256VLL7">
  <RegisterGroup name="FTFE_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="SEC_2" start="0x2" description="MCU security status is unsecure" />
        <Enum name="SEC_3" start="0x3" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="FSLACC_2" start="0x2" description="Freescale factory access denied" />
        <Enum name="FSLACC_3" start="0x3" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="MEEN_2" start="0x2" description="Mass erase is disabled" />
        <Enum name="MEEN_3" start="0x3" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="KEYEN_2" start="0x2" description="Backdoor key access enabled" />
        <Enum name="KEYEN_3" start="0x3" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0x7D" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT" description="no description available">
        <Enum name="LPBOOT_0" start="0" description="Low-power boot" />
        <Enum name="LPBOOT_1" start="0x1" description="Normal boot" />
      </BitField>
      <BitField start="1" size="1" name="BOOTPIN_OPT" description="no description available">
        <Enum name="BOOTPIN_OPT_0" start="0" description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin" />
        <Enum name="BOOTPIN_OPT_1" start="0x1" description="Boot source configured by FOPT (BOOTSRC_SEL) bits" />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="NMI_DIS_0" start="0" description="NMI interrupts are always blocked" />
        <Enum name="NMI_DIS_1" start="0x1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="3" size="1" name="RESET_PIN_CFG" description="no description available">
        <Enum name="RESET_PIN_CFG_0" start="0" description="RESET pin is disabled following a POR and cannot be enabled as reset function" />
        <Enum name="RESET_PIN_CFG_1" start="0x1" description="RESET_b pin is dedicated" />
      </BitField>
      <BitField start="6" size="2" name="BOOTSRC_SEL" description="Boot source selection">
        <Enum name="BOOTSRC_SEL_0" start="0" description="Boot from Flash" />
        <Enum name="BOOTSRC_SEL_2" start="0x2" description="Boot from ROM" />
        <Enum name="BOOTSRC_SEL_3" start="0x3" description="Boot from ROM" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="NV_FEPROT" access="ReadOnly" description="Non-volatile EERAM Protection Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="EPROT" description="no description available" />
    </Register>
    <Register start="+0xF" size="1" name="NV_FDPROT" access="ReadOnly" description="Non-volatile D-Flash Protection Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DPROT" description="D-Flash Region Protect" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="EDBG_0" start="0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="EDBG_1" start="0x1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="ERCA_0" start="0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="ERCA_1" start="0x1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="HOE_0" start="0" description="Normal operation" />
        <Enum name="HOE_1" start="0x1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="HALT_0" start="0" description="Normal operation" />
        <Enum name="HALT_1" start="0x1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="CLM_0" start="0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="CLM_1" start="0x1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="EMLM_0" start="0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="EMLM_1" start="0x1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="ECX_0" start="0" description="Normal operation" />
        <Enum name="ECX_1" start="0x1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="CX_0" start="0" description="Normal operation" />
        <Enum name="CX_1" start="0x1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="ACTIVE_0" start="0" description="eDMA is idle." />
        <Enum name="ACTIVE_1" start="0x1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="DBE_0" start="0" description="No destination bus error" />
        <Enum name="DBE_1" start="0x1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="SBE_0" start="0" description="No source bus error" />
        <Enum name="SBE_1" start="0x1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="SGE_0" start="0" description="No scatter/gather configuration error" />
        <Enum name="SGE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="NCE_0" start="0" description="No NBYTES/CITER configuration error" />
        <Enum name="NCE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="DOE_0" start="0" description="No destination offset configuration error" />
        <Enum name="DOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="DAE_0" start="0" description="No destination address configuration error" />
        <Enum name="DAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="SOE_0" start="0" description="No source offset configuration error" />
        <Enum name="SOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="SAE_0" start="0" description="No source address configuration error." />
        <Enum name="SAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="3" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="CPE_0" start="0" description="No channel priority error" />
        <Enum name="CPE_1" start="0x1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="ECX_0" start="0" description="No canceled transfers" />
        <Enum name="ECX_1" start="0x1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="VLD_0" start="0" description="No ERR bits are set." />
        <Enum name="VLD_1" start="0x1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="ERQ0_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ0_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="ERQ1_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ1_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="ERQ2_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ2_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="ERQ3_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ3_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="ERQ4_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ4_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="ERQ5_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ5_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="ERQ6_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ6_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="ERQ7_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ7_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="EEI0_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI0_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="EEI1_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI1_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="EEI2_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI2_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="EEI3_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI3_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="EEI4_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI4_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="EEI5_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI5_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="EEI6_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI6_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="EEI7_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI7_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="CAEE_0" start="0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="CAEE_1" start="0x1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="SAEE_0" start="0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="SAEE_1" start="0x1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="CAER_0" start="0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="CAER_1" start="0x1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="SAER_0" start="0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="SAER_1" start="0x1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="CADN_0" start="0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="CADN_1" start="0x1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="SAST_0" start="0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="SAST_1" start="0x1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="CAEI_0" start="0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="CAEI_1" start="0x1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="CAIR_0" start="0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="CAIR_1" start="0x1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="INT0_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT0_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="INT1_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT1_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="INT2_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT2_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="INT3_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT3_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="INT4_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT4_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="INT5_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT5_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="INT6_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT6_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="INT7_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT7_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="ERR0_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR0_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="ERR1_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR1_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="ERR2_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR2_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="ERR3_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR3_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="ERR4_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR4_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="ERR5_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR5_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="ERR6_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR6_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="ERR7_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR7_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="HRS0_0" start="0" description="A hardware service request for channel 0 is not present" />
        <Enum name="HRS0_1" start="0x1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="HRS1_0" start="0" description="A hardware service request for channel 1 is not present" />
        <Enum name="HRS1_1" start="0x1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="HRS2_0" start="0" description="A hardware service request for channel 2 is not present" />
        <Enum name="HRS2_1" start="0x1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="HRS3_0" start="0" description="A hardware service request for channel 3 is not present" />
        <Enum name="HRS3_1" start="0x1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="HRS4_0" start="0" description="A hardware service request for channel 4 is not present" />
        <Enum name="HRS4_1" start="0x1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="HRS5_0" start="0" description="A hardware service request for channel 5 is not present" />
        <Enum name="HRS5_1" start="0x1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="HRS6_0" start="0" description="A hardware service request for channel 6 is not present" />
        <Enum name="HRS6_1" start="0x1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="HRS7_0" start="0" description="A hardware service request for channel 7 is not present" />
        <Enum name="HRS7_1" start="0x1" description="A hardware service request for channel 7 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="DMA_EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="EDREQ_0_0" start="0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="EDREQ_0_1" start="0x1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="EDREQ_1_0" start="0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="EDREQ_1_1" start="0x1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="EDREQ_2_0" start="0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="EDREQ_2_1" start="0x1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="EDREQ_3_0" start="0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="EDREQ_3_1" start="0x1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="EDREQ_4_0" start="0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="EDREQ_4_1" start="0x1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="EDREQ_5_0" start="0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="EDREQ_5_1" start="0x1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="EDREQ_6_0" start="0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="EDREQ_6_1" start="0x1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="EDREQ_7_0" start="0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="EDREQ_7_1" start="0x1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA_DCHPRI7" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA_DCHPRI6" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA_DCHPRI5" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA_DCHPRI4" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA_TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA_TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA_TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA_TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA_TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA_TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA_TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA_TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA_TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA_TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA_TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA_TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_4" start="0x4" description="16-byte" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA_TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA_TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA_TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA_TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA_TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA_TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA_TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA_TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA_TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA_TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA_TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA_TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA_TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA_TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA_TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA_TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA_TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA_TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA_TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA_TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFE" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFE_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="FPVIOL_0" start="0" description="No protection violation detected" />
        <Enum name="FPVIOL_1" start="0x1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="ACCERR_0" start="0" description="No access error detected" />
        <Enum name="ACCERR_1" start="0x1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="FTFE Read Collision Error Flag">
        <Enum name="RDCOLERR_0" start="0" description="No collision error detected" />
        <Enum name="RDCOLERR_1" start="0x1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="CCIF_0" start="0" description="FTFE command or EEPROM file system operation in progress" />
        <Enum name="CCIF_1" start="0x1" description="FTFE command or EEPROM file system operation has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFE_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EEERDY" description="This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access">
        <Enum name="EEERDY_0" start="0" description="FlexRAM is not available for EEPROM operation" />
        <Enum name="EEERDY_1" start="0x1" description="FlexRAM is available for EEPROM operations where: reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and writes launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup" />
      </BitField>
      <BitField start="1" size="1" name="RAMRDY" description="RAM Ready">
        <Enum name="RAMRDY_0" start="0" description="FlexRAM is not available for traditional RAM access" />
        <Enum name="RAMRDY_1" start="0x1" description="FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations" />
      </BitField>
      <BitField start="2" size="1" name="PFLSH" description="FTFE configuration">
        <Enum name="PFLSH_0" start="0" description="FTFE configuration supports one program flash block and one FlexNVM block" />
      </BitField>
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="ERSSUSP_0" start="0" description="No suspend requested" />
        <Enum name="ERSSUSP_1" start="0x1" description="Suspend the current Erase Flash Sector command execution" />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="ERSAREQ_0" start="0" description="No request or request complete" />
        <Enum name="ERSAREQ_1" start="0x1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="RDCOLLIE_0" start="0" description="Read collision error interrupt disabled" />
        <Enum name="RDCOLLIE_1" start="0x1" description="Read collision error interrupt enabled. An interrupt request is generated whenever an FTFE read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="CCIE_0" start="0" description="Command complete interrupt disabled" />
        <Enum name="CCIE_1" start="0x1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFE_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="SEC_0" start="0" description="MCU security status is secure" />
        <Enum name="SEC_1" start="0x1" description="MCU security status is secure" />
        <Enum name="SEC_2" start="0x2" description="MCU security status is unsecure (The standard shipping condition of the FTFE is unsecure.)" />
        <Enum name="SEC_3" start="0x3" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Factory Security Level Access Code">
        <Enum name="FSLACC_0" start="0" description="Factory access granted" />
        <Enum name="FSLACC_1" start="0x1" description="Factory access denied" />
        <Enum name="FSLACC_2" start="0x2" description="Factory access denied" />
        <Enum name="FSLACC_3" start="0x3" description="Factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable Bits">
        <Enum name="MEEN_0" start="0" description="Mass erase is enabled" />
        <Enum name="MEEN_1" start="0x1" description="Mass erase is enabled" />
        <Enum name="MEEN_2" start="0x2" description="Mass erase is disabled" />
        <Enum name="MEEN_3" start="0x3" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="KEYEN_0" start="0" description="Backdoor key access disabled" />
        <Enum name="KEYEN_1" start="0x1" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="KEYEN_2" start="0x2" description="Backdoor key access enabled" />
        <Enum name="KEYEN_3" start="0x3" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFE_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFE_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFE_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFE_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFE_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFE_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFE_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFE_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFE_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFE_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFE_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFE_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFE_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFE_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="PROT_0" start="0" description="Program flash region is protected." />
        <Enum name="PROT_1" start="0x1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFE_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="PROT_0" start="0" description="Program flash region is protected." />
        <Enum name="PROT_1" start="0x1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFE_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="PROT_0" start="0" description="Program flash region is protected." />
        <Enum name="PROT_1" start="0x1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFE_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="PROT_0" start="0" description="Program flash region is protected." />
        <Enum name="PROT_1" start="0x1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x16" size="1" name="FTFE_FEPROT" access="Read/Write" description="EEPROM Protection Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="EPROT" description="EEPROM Region Protect">
        <Enum name="EPROT_0" start="0" description="EEPROM region is protected" />
        <Enum name="EPROT_1" start="0x1" description="EEPROM region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x17" size="1" name="FTFE_FDPROT" access="Read/Write" description="Data Flash Protection Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="DPROT" description="Data Flash Region Protect">
        <Enum name="DPROT_0" start="0" description="Data Flash region is protected" />
        <Enum name="DPROT_1" start="0x1" description="Data Flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="1" name="FTFE_XACCH3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+1" size="1" name="FTFE_XACCH2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+2" size="1" name="FTFE_XACCH1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+3" size="1" name="FTFE_XACCH0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="1" name="FTFE_XACCL3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+5" size="1" name="FTFE_XACCL2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+6" size="1" name="FTFE_XACCL1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+7" size="1" name="FTFE_XACCL0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="XA_0" start="0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="XA_1" start="0x1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="1" name="FTFE_SACCH3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+1" size="1" name="FTFE_SACCH2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+2" size="1" name="FTFE_SACCH1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+3" size="1" name="FTFE_SACCH0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+4" size="1" name="FTFE_SACCL3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+5" size="1" name="FTFE_SACCL2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+6" size="1" name="FTFE_SACCL1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+7" size="1" name="FTFE_SACCL0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="SA_0" start="0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="SA_1" start="0x1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x28" size="1" name="FTFE_FACSS" access="ReadOnly" description="Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2B" size="1" name="FTFE_FACSN" access="ReadOnly" description="Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="NUMSG_48" start="0x30" description="Program flash memory is divided into 48 segments (768 Kbytes, 1.5 Mbytes)" />
        <Enum name="NUMSG_64" start="0x40" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes, 1 Mbyte, 2 Mbytes)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX_CHCFG4" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX_CHCFG5" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX_CHCFG6" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX_CHCFG7" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="Disable_Signal" start="0" description="Disable_Signal" />
        <Enum name="LPUART0_Rx_Signal" start="0x2" description="LPUART0_Rx_Signal" />
        <Enum name="LPUART0_Tx_Signal" start="0x3" description="LPUART0_Tx_Signal" />
        <Enum name="LPUART1_Rx_Signal" start="0x4" description="LPUART1_Rx_Signal" />
        <Enum name="LPUART1_Tx_Signal" start="0x5" description="LPUART1_Tx_Signal" />
        <Enum name="LPUART2_Rx_Signal" start="0x6" description="LPUART2_Rx_Signal" />
        <Enum name="LPUART2_Tx_Signal" start="0x7" description="LPUART2_Tx_Signal" />
        <Enum name="FlexIO_Channel0_Signal" start="0xA" description="FlexIO_Channel0_Signal" />
        <Enum name="FlexIO_Channel1_Signal" start="0xB" description="FlexIO_Channel1_Signal" />
        <Enum name="FlexIO_Channel2_Signal" start="0xC" description="FlexIO_Channel2_Signal" />
        <Enum name="FlexIO_Channel3_Signal" start="0xD" description="FlexIO_Channel3_Signal" />
        <Enum name="LPSPI0_Rx_Signal" start="0xE" description="LPSPI0_Rx_Signal" />
        <Enum name="LPSPI0_Tx_Signal" start="0xF" description="LPSPI0_Tx_Signal" />
        <Enum name="LPSPI1_Rx_Signal" start="0x10" description="LPSPI1_Rx_Signal" />
        <Enum name="LPSPI1_Tx_Signal" start="0x11" description="LPSPI1_Tx_Signal" />
        <Enum name="LPI2C0_Rx_Signal" start="0x12" description="LPI2C0_Rx_Signal" />
        <Enum name="LPI2C0_Tx_Signal" start="0x13" description="LPI2C0_Tx_Signal" />
        <Enum name="FTM0_Channel0_Signal" start="0x14" description="FTM0_Channel0_Signal" />
        <Enum name="FTM0_Channel1_Signal" start="0x15" description="FTM0_Channel1_Signal" />
        <Enum name="FTM0_Channel2_Signal" start="0x16" description="FTM0_Channel2_Signal" />
        <Enum name="FTM0_Channel3_Signal" start="0x17" description="FTM0_Channel3_Signal" />
        <Enum name="FTM0_Channel4_Signal" start="0x18" description="FTM0_Channel4_Signal" />
        <Enum name="FTM0_Channel5_Signal" start="0x19" description="FTM0_Channel5_Signal" />
        <Enum name="FTM0_Channel6_Signal" start="0x1A" description="FTM0_Channel6_Signal" />
        <Enum name="FTM0_Channel7_Signal" start="0x1B" description="FTM0_Channel7_Signal" />
        <Enum name="FTM1_Channel0_Signal" start="0x1C" description="FTM1_Channel0_Signal" />
        <Enum name="FTM1_Channel1_Signal" start="0x1D" description="FTM1_Channel1_Signal" />
        <Enum name="FTM2_Channel0_Signal" start="0x1E" description="FTM2_Channel0_Signal" />
        <Enum name="FTM2_Channel1_Signal" start="0x1F" description="FTM2_Channel1_Signal" />
        <Enum name="LPI2C1_Rx_Signal" start="0x20" description="LPI2C1_Rx_Signal" />
        <Enum name="LPI2C1_Tx_Signal" start="0x21" description="LPI2C1_Tx_Signal" />
        <Enum name="ADC0_Signal" start="0x28" description="ADC0_Signal" />
        <Enum name="ADC1_Signal" start="0x29" description="ADC1_Signal" />
        <Enum name="CMP0_Signal" start="0x2B" description="CMP0_Signal" />
        <Enum name="CMP1_Signal" start="0x2C" description="CMP1_Signal" />
        <Enum name="PDB0_Signal" start="0x2E" description="PDB0_Signal" />
        <Enum name="PortA_Signal" start="0x31" description="PortA_Signal" />
        <Enum name="PortB_Signal" start="0x32" description="PortB_Signal" />
        <Enum name="PortC_Signal" start="0x33" description="PortC_Signal" />
        <Enum name="PortD_Signal" start="0x34" description="PortD_Signal" />
        <Enum name="PortE_Signal" start="0x35" description="PortE_Signal" />
        <Enum name="FTM1_Channel2_Signal" start="0x39" description="FTM1_Channel2_Signal" />
        <Enum name="FTM2_Channel2_Signal" start="0x3A" description="FTM2_Channel2_Signal" />
        <Enum name="LPTMR0_Signal" start="0x3B" description="LPTMR0_Signal" />
        <Enum name="AlwaysOn60_Signal" start="0x3C" description="AlwaysOn60_Signal" />
        <Enum name="AlwaysOn61_Signal" start="0x3D" description="AlwaysOn61_Signal" />
        <Enum name="AlwaysOn62_Signal" start="0x3E" description="AlwaysOn62_Signal" />
        <Enum name="AlwaysOn63_Signal" start="0x3F" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="DISABLED" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="ENABLED" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="DISABLED" start="0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="ENABLED" start="0x1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI0" start="0x4002C000" description="Low power SPI">
    <Register start="+0" size="4" name="LPSPI0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPSPI0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPSPI0_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled." />
        <Enum name="MEN_1" start="0x1" description="Module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode." />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPSPI0_SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer word not completed." />
        <Enum name="WCF_1" start="0x1" description="Transfer word completed." />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed." />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed." />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed." />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed." />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred." />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed." />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed." />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data." />
        <Enum name="DMF_1" start="0x1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle." />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPSPI0_IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="WCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Interrupt disabled." />
        <Enum name="REIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Interrupt disabled." />
        <Enum name="DMIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPSPI0_DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPSPI0_CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled." />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low." />
        <Enum name="HRPOL_1" start="0x1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin LPSPI_HREQ." />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled." />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the DMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPSPI0_CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode." />
        <Enum name="MASTER_1" start="0x1" description="Master mode." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data sampled on SCK edge." />
        <Enum name="SAMPLE_1" start="0x1" description="Input data sampled on delayed SCK edge." />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation disabled." />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation enabled." />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The PCSx is active low." />
        <Enum name="PCSPOL_1" start="0x1" description="The PCSx is active high." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match disabled." />
        <Enum name="MATCFG_2" start="0x2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_3" start="0x3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_4" start="0x4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="MATCFG_5" start="0x5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT for output data." />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data." />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data." />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN for output data." />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated." />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated." />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled." />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LPSPI0_DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="LPSPI0_DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="LPSPI0_CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS to SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK to PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPSPI0_FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSPI0_FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPSPI0_TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="Single bit transfer." />
        <Enum name="WIDTH_1" start="0x1" description="Two bit transfer." />
        <Enum name="WIDTH_2" start="0x2" description="Four bit transfer." />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer." />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data." />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer." />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked." />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer." />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer." />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer disabled." />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer enabled." />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap disabled." />
        <Enum name="BYSW_1" start="0x1" description="Byte swap enabled." />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first." />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1." />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2." />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4." />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8." />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16." />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32." />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64." />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128." />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low." />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="LPSPI0_TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="LPSPI0_RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion." />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion." />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="LPSPI0_RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI1" start="0x4002D000" description="Low power SPI">
    <Register start="+0" size="4" name="LPSPI1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPSPI1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPSPI1_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled." />
        <Enum name="MEN_1" start="0x1" description="Module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Module is enabled in Doze mode." />
        <Enum name="DOZEN_1" start="0x1" description="Module is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Module is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="Module is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPSPI1_SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer word not completed." />
        <Enum name="WCF_1" start="0x1" description="Transfer word completed." />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed." />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed." />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed." />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed." />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred." />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed." />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed." />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data." />
        <Enum name="DMF_1" start="0x1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle." />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPSPI1_IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="WCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Interrupt disabled." />
        <Enum name="REIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Interrupt disabled." />
        <Enum name="DMIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPSPI1_DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPSPI1_CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled." />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low." />
        <Enum name="HRPOL_1" start="0x1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin LPSPI_HREQ." />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled." />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the DMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPSPI1_CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode." />
        <Enum name="MASTER_1" start="0x1" description="Master mode." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data sampled on SCK edge." />
        <Enum name="SAMPLE_1" start="0x1" description="Input data sampled on delayed SCK edge." />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation disabled." />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation enabled." />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The PCSx is active low." />
        <Enum name="PCSPOL_1" start="0x1" description="The PCSx is active high." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match disabled." />
        <Enum name="MATCFG_2" start="0x2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_3" start="0x3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_4" start="0x4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="MATCFG_5" start="0x5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT for output data." />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data." />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data." />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN for output data." />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated." />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated." />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled." />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LPSPI1_DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="LPSPI1_DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="LPSPI1_CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS to SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK to PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPSPI1_FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSPI1_FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPSPI1_TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="Single bit transfer." />
        <Enum name="WIDTH_1" start="0x1" description="Two bit transfer." />
        <Enum name="WIDTH_2" start="0x2" description="Four bit transfer." />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer." />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data." />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer." />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked." />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer." />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer." />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer disabled." />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer enabled." />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap disabled." />
        <Enum name="BYSW_1" start="0x1" description="Byte swap enabled." />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first." />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1." />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2." />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4." />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8." />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16." />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32." />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64." />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128." />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low." />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="LPSPI1_TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="LPSPI1_RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion." />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion." />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="LPSPI1_RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40032000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_DATAL" access="Read/Write" description="CRC_DATAL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAL" description="DATAL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_DATALL" access="Read/Write" description="CRC_DATALL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALL" description="CRCLL stores the first 8 bits of the 32 bit DATA" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_DATALU" access="Read/Write" description="CRC_DATALU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALU" description="DATALL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_DATAH" access="Read/Write" description="CRC_DATAH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAH" description="DATAH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_DATAHL" access="Read/Write" description="CRC_DATAHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHL" description="DATAHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_DATAHU" access="Read/Write" description="CRC_DATAHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHU" description="DATAHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="TCRC_0" start="0" description="16-bit CRC protocol." />
        <Enum name="TCRC_1" start="0x1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="WAS_0" start="0" description="Writes to the CRC data register are data values." />
        <Enum name="WAS_1" start="0x1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="FXOR_0" start="0" description="No XOR on reading." />
        <Enum name="FXOR_1" start="0x1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="TOTR_0" start="0" description="No transposition." />
        <Enum name="TOTR_1" start="0x1" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="TOTR_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOTR_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="TOT_0" start="0" description="No transposition." />
        <Enum name="TOT_1" start="0x1" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="TOT_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOT_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="TCRC_0" start="0" description="16-bit CRC protocol." />
        <Enum name="TCRC_1" start="0x1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="WAS_0" start="0" description="Writes to CRC data register are data values." />
        <Enum name="WAS_1" start="0x1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="FXOR_0" start="0" description="No XOR on reading." />
        <Enum name="FXOR_1" start="0x1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="TOTR_0" start="0" description="No Transposition." />
        <Enum name="TOTR_1" start="0x1" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="TOTR_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOTR_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="TOT_0" start="0" description="No Transposition." />
        <Enum name="TOT_1" start="0x1" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="TOT_2" start="0x2" description="Both bits in bytes and bytes are transposed." />
        <Enum name="TOT_3" start="0x3" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" start="0x40036000" description="Programmable Delay Block">
    <Register start="+0" size="4" name="PDB0_SC" access="Read/Write" description="Status and Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LDOK" description="Load OK" />
      <BitField start="1" size="1" name="CONT" description="Continuous Mode Enable">
        <Enum name="CONT_0" start="0" description="PDB operation in One-Shot mode" />
        <Enum name="CONT_1" start="0x1" description="PDB operation in Continuous mode" />
      </BitField>
      <BitField start="2" size="2" name="MULT" description="Multiplication Factor Select for Prescaler">
        <Enum name="MULT_0" start="0" description="Multiplication factor is 1." />
        <Enum name="MULT_1" start="0x1" description="Multiplication factor is 10." />
        <Enum name="MULT_2" start="0x2" description="Multiplication factor is 20." />
        <Enum name="MULT_3" start="0x3" description="Multiplication factor is 40." />
      </BitField>
      <BitField start="5" size="1" name="PDBIE" description="PDB Interrupt Enable">
        <Enum name="PDBIE_0" start="0" description="PDB interrupt disabled." />
        <Enum name="PDBIE_1" start="0x1" description="PDB interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="PDBIF" description="PDB Interrupt Flag" />
      <BitField start="7" size="1" name="PDBEN" description="PDB Enable">
        <Enum name="PDBEN_0" start="0" description="PDB disabled. Counter is off." />
        <Enum name="PDBEN_1" start="0x1" description="PDB enabled." />
      </BitField>
      <BitField start="8" size="4" name="TRGSEL" description="Trigger Input Source Select">
        <Enum name="TRGSEL_0" start="0" description="Trigger-In 0 is selected." />
        <Enum name="TRGSEL_1" start="0x1" description="Trigger-In 1 is selected." />
        <Enum name="TRGSEL_2" start="0x2" description="Trigger-In 2 is selected." />
        <Enum name="TRGSEL_3" start="0x3" description="Trigger-In 3 is selected." />
        <Enum name="TRGSEL_4" start="0x4" description="Trigger-In 4 is selected." />
        <Enum name="TRGSEL_5" start="0x5" description="Trigger-In 5 is selected." />
        <Enum name="TRGSEL_6" start="0x6" description="Trigger-In 6 is selected." />
        <Enum name="TRGSEL_7" start="0x7" description="Trigger-In 7 is selected." />
        <Enum name="TRGSEL_8" start="0x8" description="Trigger-In 8 is selected." />
        <Enum name="TRGSEL_9" start="0x9" description="Trigger-In 9 is selected." />
        <Enum name="TRGSEL_10" start="0xA" description="Trigger-In 10 is selected." />
        <Enum name="TRGSEL_11" start="0xB" description="Trigger-In 11 is selected." />
        <Enum name="TRGSEL_12" start="0xC" description="Trigger-In 12 is selected." />
        <Enum name="TRGSEL_13" start="0xD" description="Trigger-In 13 is selected." />
        <Enum name="TRGSEL_14" start="0xE" description="Trigger-In 14 is selected." />
        <Enum name="TRGSEL_15" start="0xF" description="Software trigger is selected." />
      </BitField>
      <BitField start="12" size="3" name="PRESCALER" description="Prescaler Divider Select">
        <Enum name="PRESCALER_0" start="0" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." />
        <Enum name="PRESCALER_1" start="0x1" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_2" start="0x2" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_3" start="0x3" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_4" start="0x4" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_5" start="0x5" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_6" start="0x6" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." />
        <Enum name="PRESCALER_7" start="0x7" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." />
      </BitField>
      <BitField start="15" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA disabled." />
        <Enum name="DMAEN_1" start="0x1" description="DMA enabled." />
      </BitField>
      <BitField start="16" size="1" name="SWTRIG" description="Software Trigger" />
      <BitField start="17" size="1" name="PDBEIE" description="PDB Sequence Error Interrupt Enable">
        <Enum name="PDBEIE_0" start="0" description="PDB sequence error interrupt disabled." />
        <Enum name="PDBEIE_1" start="0x1" description="PDB sequence error interrupt enabled." />
      </BitField>
      <BitField start="18" size="2" name="LDMOD" description="Load Mode Select">
        <Enum name="LDMOD_0" start="0" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." />
        <Enum name="LDMOD_1" start="0x1" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." />
        <Enum name="LDMOD_2" start="0x2" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." />
        <Enum name="LDMOD_3" start="0x3" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PDB0_MOD" access="Read/Write" description="Modulus register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="PDB Modulus" />
    </Register>
    <Register start="+0x8" size="4" name="PDB0_CNT" access="ReadOnly" description="Counter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="PDB Counter" />
    </Register>
    <Register start="+0xC" size="4" name="PDB0_IDLY" access="Read/Write" description="Interrupt Delay register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDLY" description="PDB Interrupt Delay" />
    </Register>
    <Register start="+0x10+0" size="4" name="PDB0_CH0C1" access="Read/Write" description="Channel n Control register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN0" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EN1" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="2" size="1" name="EN2" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="3" size="1" name="EN3" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="4" size="1" name="EN4" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="5" size="1" name="EN5" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="6" size="1" name="EN6" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="7" size="1" name="EN7" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="1" name="TOS0" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="9" size="1" name="TOS1" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="10" size="1" name="TOS2" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="11" size="1" name="TOS3" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="12" size="1" name="TOS4" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="13" size="1" name="TOS5" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="14" size="1" name="TOS6" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="15" size="1" name="TOS7" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="16" size="1" name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="17" size="1" name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="18" size="1" name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="19" size="1" name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="20" size="1" name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="21" size="1" name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="22" size="1" name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="23" size="1" name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+40" size="4" name="PDB0_CH1C1" access="Read/Write" description="Channel n Control register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN0" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EN1" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="2" size="1" name="EN2" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="3" size="1" name="EN3" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="4" size="1" name="EN4" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="5" size="1" name="EN5" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="6" size="1" name="EN6" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="7" size="1" name="EN7" description="PDB Channel Pre-Trigger Enable">
        <Enum name="EN_0" start="0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="EN_1" start="0x1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="1" name="TOS0" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="9" size="1" name="TOS1" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="10" size="1" name="TOS2" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="11" size="1" name="TOS3" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="12" size="1" name="TOS4" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="13" size="1" name="TOS5" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="14" size="1" name="TOS6" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="15" size="1" name="TOS7" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="TOS_0" start="0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="TOS_1" start="0x1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="16" size="1" name="BB0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="17" size="1" name="BB1" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="18" size="1" name="BB2" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="19" size="1" name="BB3" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="20" size="1" name="BB4" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="21" size="1" name="BB5" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="22" size="1" name="BB6" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
      <BitField start="23" size="1" name="BB7" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="BB_0" start="0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="BB_1" start="0x1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x14+0" size="4" name="PDB0_CH0S" access="Read/Write" description="Channel n Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x14+40" size="4" name="PDB0_CH1S" access="Read/Write" description="Channel n Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="PDB Channel Sequence Error Flags">
        <Enum name="ERR_0" start="0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="ERR_1" start="0x1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x18+0" size="4" name="PDB0_CH0DLY0" access="Read/Write" description="Channel n Delay 0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x18+40" size="4" name="PDB0_CH1DLY0" access="Read/Write" description="Channel n Delay 0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C+0" size="4" name="PDB0_CH0DLY1" access="Read/Write" description="Channel n Delay 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C+40" size="4" name="PDB0_CH1DLY1" access="Read/Write" description="Channel n Delay 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x190" size="4" name="PDB0_POEN" access="Read/Write" description="Pulse-Out n Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POEN0" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="1" size="1" name="POEN1" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="2" size="1" name="POEN2" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="3" size="1" name="POEN3" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="4" size="1" name="POEN4" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="5" size="1" name="POEN5" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="6" size="1" name="POEN6" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
      <BitField start="7" size="1" name="POEN7" description="PDB Pulse-Out Enable">
        <Enum name="POEN_0" start="0" description="PDB Pulse-Out disabled" />
        <Enum name="POEN_1" start="0x1" description="PDB Pulse-Out enabled" />
      </BitField>
    </Register>
    <Register start="+0x194+0" size="4" name="PDB0_PO0DLY" access="Read/Write" description="Pulse-Out n Delay register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
    <Register start="+0x194+4" size="4" name="PDB0_PO1DLY" access="Read/Write" description="Pulse-Out n Delay register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPIT0" start="0x40037000" description="Low Power Periodic Interrupt Timer (LPIT)">
    <Register start="+0" size="4" name="LPIT0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Number" />
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPIT0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL" description="Number of Timer Channels" />
      <BitField start="8" size="8" name="EXT_TRIG" description="Number of External Trigger Inputs" />
    </Register>
    <Register start="+0x8" size="4" name="LPIT0_MCR" access="Read/Write" description="Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="M_CEN" description="Module Clock Enable">
        <Enum name="M_CEN_0" start="0" description="Protocol clock to timers is disabled" />
        <Enum name="M_CEN_1" start="0x1" description="Protocol clock to timers is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="SW_RST_0" start="0" description="Timer channels and registers are not reset" />
        <Enum name="SW_RST_1" start="0x1" description="Timer channels and registers are reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZE_EN" description="DOZE Mode Enable Bit">
        <Enum name="DOZE_EN_0" start="0" description="Timer channels are stopped in DOZE mode" />
        <Enum name="DOZE_EN_1" start="0x1" description="Timer channels continue to run in DOZE mode" />
      </BitField>
      <BitField start="3" size="1" name="DBG_EN" description="Debug Enable Bit">
        <Enum name="DBG_EN_0" start="0" description="Timer channels are stopped in Debug mode" />
        <Enum name="DBG_EN_1" start="0x1" description="Timer channels continue to run in Debug mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LPIT0_MSR" access="Read/Write" description="Module Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF0" description="Channel 0 Timer Interrupt Flag">
        <Enum name="TIF0_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF0_1" start="0x1" description="Timeout has occurred" />
      </BitField>
      <BitField start="1" size="1" name="TIF1" description="Channel 1 Timer Interrupt Flag">
        <Enum name="TIF1_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF1_1" start="0x1" description="Timeout has occurred" />
      </BitField>
      <BitField start="2" size="1" name="TIF2" description="Channel 2 Timer Interrupt Flag">
        <Enum name="TIF2_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF2_1" start="0x1" description="Timeout has occurred" />
      </BitField>
      <BitField start="3" size="1" name="TIF3" description="Channel 3 Timer Interrupt Flag">
        <Enum name="TIF3_0" start="0" description="Timer has not timed out" />
        <Enum name="TIF3_1" start="0x1" description="Timeout has occurred" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPIT0_MIER" access="Read/Write" description="Module Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE0" description="Channel 0 Timer Interrupt Enable">
        <Enum name="TIE0_0" start="0" description="Interrupt generation is disabled" />
        <Enum name="TIE0_1" start="0x1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIE1" description="Channel 1 Timer Interrupt Enable">
        <Enum name="TIE1_0" start="0" description="Interrupt generation is disabled" />
        <Enum name="TIE1_1" start="0x1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TIE2" description="Channel 2 Timer Interrupt Enable">
        <Enum name="TIE2_0" start="0" description="Interrupt generation is disabled" />
        <Enum name="TIE2_1" start="0x1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="TIE3" description="Channel 3 Timer Interrupt Enable">
        <Enum name="TIE3_0" start="0" description="Interrupt generation is disabled" />
        <Enum name="TIE3_1" start="0x1" description="Interrupt generation is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPIT0_SETTEN" access="Read/Write" description="Set Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SET_T_EN_0" description="Set Timer 0 Enable">
        <Enum name="SET_T_EN_0_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_0_1" start="0x1" description="Enables the Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="SET_T_EN_1" description="Set Timer 1 Enable">
        <Enum name="SET_T_EN_1_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_1_1" start="0x1" description="Enables the Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="SET_T_EN_2" description="Set Timer 2 Enable">
        <Enum name="SET_T_EN_2_0" start="0" description="No Effect" />
        <Enum name="SET_T_EN_2_1" start="0x1" description="Enables the Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="SET_T_EN_3" description="Set Timer 3 Enable">
        <Enum name="SET_T_EN_3_0" start="0" description="No effect" />
        <Enum name="SET_T_EN_3_1" start="0x1" description="Enables the Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPIT0_CLRTEN" access="Read/Write" description="Clear Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLR_T_EN_0" description="Clear Timer 0 Enable">
        <Enum name="CLR_T_EN_0_0" start="0" description="No action" />
        <Enum name="CLR_T_EN_0_1" start="0x1" description="Clear T_EN bit for Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="CLR_T_EN_1" description="Clear Timer 1 Enable">
        <Enum name="CLR_T_EN_1_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_1_1" start="0x1" description="Clear T_EN bit for Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="CLR_T_EN_2" description="Clear Timer 2 Enable">
        <Enum name="CLR_T_EN_2_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_2_1" start="0x1" description="Clear T_EN bit for Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="CLR_T_EN_3" description="Clear Timer 3 Enable">
        <Enum name="CLR_T_EN_3_0" start="0" description="No Action" />
        <Enum name="CLR_T_EN_3_1" start="0x1" description="Clear T_EN bit for Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="LPIT0_TVAL0" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+16" size="4" name="LPIT0_TVAL1" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+32" size="4" name="LPIT0_TVAL2" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+48" size="4" name="LPIT0_TVAL3" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="TMR_VAL_0" start="0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x24+0" size="4" name="LPIT0_CVAL0" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+16" size="4" name="LPIT0_CVAL1" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+32" size="4" name="LPIT0_CVAL2" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+48" size="4" name="LPIT0_CVAL3" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x28+0" size="4" name="LPIT0_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="Timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Trigger source selected in external" />
        <Enum name="TRG_SRC_1" start="0x1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 1 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+16" size="4" name="LPIT0_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="Timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Trigger source selected in external" />
        <Enum name="TRG_SRC_1" start="0x1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 1 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+32" size="4" name="LPIT0_TCTRL2" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="Timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Trigger source selected in external" />
        <Enum name="TRG_SRC_1" start="0x1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 1 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+48" size="4" name="LPIT0_TCTRL3" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="T_EN_0" start="0" description="Timer Channel is disabled" />
        <Enum name="T_EN_1" start="0x1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="CHAIN_0" start="0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="CHAIN_1" start="0x1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="MODE_0" start="0" description="32-bit Periodic Counter" />
        <Enum name="MODE_1" start="0x1" description="Dual 16-bit Periodic Counter" />
        <Enum name="MODE_2" start="0x2" description="32-bit Trigger Accumulator" />
        <Enum name="MODE_3" start="0x3" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="TSOT_0" start="0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="TSOT_1" start="0x1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="TSOI_0" start="0" description="Timer does not stop after timeout" />
        <Enum name="TSOI_1" start="0x1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="TROT_0" start="0" description="Timer will not reload on selected trigger" />
        <Enum name="TROT_1" start="0x1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="TRG_SRC_0" start="0" description="Trigger source selected in external" />
        <Enum name="TRG_SRC_1" start="0x1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="TRG_SEL_0" start="0" description="Timer channel 0 trigger source is selected" />
        <Enum name="TRG_SEL_1" start="0x1" description="Timer channel 1 trigger source is selected" />
        <Enum name="TRG_SEL_2" start="0x2" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM0" start="0x40038000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM0_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="CLKS_0" start="0" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="CLKS_1" start="0x1" description="FTM input clock" />
        <Enum name="CLKS_2" start="0x2" description="Fixed frequency clock" />
        <Enum name="CLKS_3" start="0x3" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="FTM counter operates in Up Counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Reload interrupt is disabled." />
        <Enum name="RIE_1" start="0x1" description="Reload interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="FTM counter did not reach a reload point." />
        <Enum name="RF_1" start="0x1" description="FTM counter reached a reload point." />
      </BitField>
      <BitField start="8" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="9" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="FTM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="FTM counter has overflowed." />
      </BitField>
      <BitField start="16" size="1" name="PWMEN0" description="Channel 0 PWM enable bit">
        <Enum name="PWMEN0_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN0_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="17" size="1" name="PWMEN1" description="Channel 1 PWM enable bit">
        <Enum name="PWMEN1_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN1_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="18" size="1" name="PWMEN2" description="Channel 2 PWM enable bit">
        <Enum name="PWMEN2_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN2_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="19" size="1" name="PWMEN3" description="Channel 3 PWM enable bit">
        <Enum name="PWMEN3_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN3_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="20" size="1" name="PWMEN4" description="Channel 4 PWM enable bit">
        <Enum name="PWMEN4_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN4_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="21" size="1" name="PWMEN5" description="Channel 5 PWM enable bit">
        <Enum name="PWMEN5_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN5_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="22" size="1" name="PWMEN6" description="Channel 6 PWM enable bit">
        <Enum name="PWMEN6_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN6_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="23" size="1" name="PWMEN7" description="Channel 7 PWM enable bit">
        <Enum name="PWMEN7_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN7_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM0_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM0_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM0_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM0_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM0_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM0_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM0_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM0_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM0_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM0_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM0_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM0_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM0_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM0_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM0_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="CH6F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH6F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="CH7F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH7F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM0_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="FTMEN_0" start="0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="FTMEN_1" start="0x1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="WPDIS_0" start="0" description="Write protection is enabled." />
        <Enum name="WPDIS_1" start="0x1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="PWMSYNC_0" start="0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="PWMSYNC_1" start="0x1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="CAPTEST_0" start="0" description="Capture test mode is disabled." />
        <Enum name="CAPTEST_1" start="0x1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="FAULTM_0" start="0" description="Fault control is disabled for all channels." />
        <Enum name="FAULTM_1" start="0x1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_2" start="0x2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_3" start="0x3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="FAULTIE_0" start="0" description="Fault control interrupt is disabled." />
        <Enum name="FAULTIE_1" start="0x1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM0_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="CNTMIN_0" start="0" description="The minimum loading point is disabled." />
        <Enum name="CNTMIN_1" start="0x1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="CNTMAX_0" start="0" description="The maximum loading point is disabled." />
        <Enum name="CNTMAX_1" start="0x1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="REINIT_0" start="0" description="FTM counter continues to count normally." />
        <Enum name="REINIT_1" start="0x1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="SYNCHOM_0" start="0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." />
        <Enum name="SYNCHOM_1" start="0x1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="TRIG0_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG0_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="TRIG1_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG1_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="TRIG2_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG2_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="SWSYNC_0" start="0" description="Software trigger is not selected." />
        <Enum name="SWSYNC_1" start="0x1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM0_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="CH0OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH0OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="CH1OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH1OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="CH2OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH2OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="CH3OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH3OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="CH4OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH4OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="CH5OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH5OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="CH6OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH6OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="CH7OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH7OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM0_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="CH0OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH0OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="CH1OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH1OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="CH2OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH2OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="CH3OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH3OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="CH4OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH4OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="CH5OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH5OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="CH6OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH6OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="CH7OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH7OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM0_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0" />
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="COMP0_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP0_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" />
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="DECAP0_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP0_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="DTEN0_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN0_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="SYNCEN0_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN0_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="FAULTEN0_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN0_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2" />
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="COMP1_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP1_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" />
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="DECAP1_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP1_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="DTEN1_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN1_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="SYNCEN1_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN1_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="FAULTEN1_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN1_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4" />
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="COMP2_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP2_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" />
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="DECAP2_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP2_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="DTEN2_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN2_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="SYNCEN2_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN2_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="FAULTEN2_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN2_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6" />
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="COMP3_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP3_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" />
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="DECAP3_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP3_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="DTEN3_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN3_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="SYNCEN3_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN3_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="FAULTEN3_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN3_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM0_DEADTIME" access="Read/Write" description="Deadtime Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="DTPS_0" start="0b0x" description="Divide the FTM input clock by 1." />
        <Enum name="DTPS_2" start="0x2" description="Divide the FTM input clock by 4." />
        <Enum name="DTPS_3" start="0x3" description="Divide the FTM input clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM0_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="CH2TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH2TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="CH3TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH3TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="CH4TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH4TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="CH5TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH5TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="CH0TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH0TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="CH1TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH1TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="INITTRIGEN_0" start="0" description="The generation of initialization trigger is disabled." />
        <Enum name="INITTRIGEN_1" start="0x1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="TRIGF_0" start="0" description="No channel trigger was generated." />
        <Enum name="TRIGF_1" start="0x1" description="A channel trigger was generated." />
      </BitField>
      <BitField start="8" size="1" name="CH6TRIG" description="Channel 6 Trigger Enable">
        <Enum name="CH6TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH6TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="9" size="1" name="CH7TRIG" description="Channel 7 Trigger Enable">
        <Enum name="CH7TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH7TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM0_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="POL6_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL6_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="POL7_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL7_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM0_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="FAULTF0_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF0_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="FAULTF1_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF1_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="FAULTF2_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF2_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="FAULTF3_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF3_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="FAULTIN_0" start="0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="FAULTIN_1" start="0x1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="WPEN_0" start="0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="WPEN_1" start="0x1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="FAULTF_0" start="0" description="No fault condition was detected." />
        <Enum name="FAULTF_1" start="0x1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM0_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM0_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="FAULT0EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT0EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="FAULT1EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT1EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="FAULT2EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT2EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="FAULT3EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT3EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="FFLTR0EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR0EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="FFLTR1EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR1EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="FFLTR2EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR2EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="FFLTR3EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR3EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
      <BitField start="15" size="1" name="FSTATE" description="Fault output state">
        <Enum name="FSTATE_0" start="0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." />
        <Enum name="FSTATE_1" start="0x1" description="FTM outputs will be tri-stated when fault event is ongoing" />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="FTM0_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="QUADEN_0" start="0" description="Quadrature Decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="QUADIR_0" start="0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase A and phase B encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="PHBPOL_0" start="0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHBPOL_1" start="0x1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="PHAPOL_0" start="0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHAPOL_1" start="0x1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="PHBFLTREN_0" start="0" description="Phase B input filter is disabled." />
        <Enum name="PHBFLTREN_1" start="0x1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="PHAFLTREN_0" start="0" description="Phase A input filter is disabled." />
        <Enum name="PHAFLTREN_1" start="0x1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="LDFQ" description="Load Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="Debug Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="GTBEEN_0" start="0" description="Use of an external global time base is disabled." />
        <Enum name="GTBEEN_1" start="0x1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="GTBEOUT_0" start="0" description="A global time base signal generation is disabled." />
        <Enum name="GTBEOUT_1" start="0x1" description="A global time base signal generation is enabled." />
      </BitField>
      <BitField start="11" size="1" name="ITRIGR" description="Initialization trigger on Reload Point">
        <Enum name="ITRIGR_0" start="0" description="Initialization trigger is generated on counter wrap events." />
        <Enum name="ITRIGR_1" start="0x1" description="Initialization trigger is generated when a reload point is reached." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM0_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="FLT0POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT0POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="FLT1POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT1POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="FLT2POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT2POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="FLT3POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT3POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM0_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="HWTRIGMODE_0" start="0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="HWTRIGMODE_1" start="0x1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="CNTINC_0" start="0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="CNTINC_1" start="0x1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="INVC_0" start="0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="INVC_1" start="0x1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="SWOC_0" start="0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="SWOC_1" start="0x1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="SYNCMODE_0" start="0" description="Legacy PWM synchronization is selected." />
        <Enum name="SYNCMODE_1" start="0x1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="SWRSTCNT_0" start="0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="SWRSTCNT_1" start="0x1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="SWWRBUF_0" start="0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="SWWRBUF_1" start="0x1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="SWOM_0" start="0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="SWOM_1" start="0x1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="SWINVC_0" start="0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="SWINVC_1" start="0x1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="SWSOC_0" start="0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="SWSOC_1" start="0x1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="HWRSTCNT_0" start="0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="HWRSTCNT_1" start="0x1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="HWWRBUF_0" start="0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="HWWRBUF_1" start="0x1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="HWOM_0" start="0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="HWOM_1" start="0x1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="HWINVC_0" start="0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="HWINVC_1" start="0x1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="HWSOC_0" start="0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="HWSOC_1" start="0x1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM0_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="INV0EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV0EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="INV1EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV1EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="INV2EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV2EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="INV3EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV3EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM0_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="CH0OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH0OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="CH1OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH1OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="CH2OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH2OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="CH3OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH3OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="CH4OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH4OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="CH5OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH5OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="CH6OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH6OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="CH7OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH7OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="CH0OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH0OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="CH1OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH1OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="CH2OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH2OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="CH3OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH3OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="CH4OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH4OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="CH5OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH5OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="CH6OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH6OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="CH7OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH7OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM0_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="CH0SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH0SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="CH1SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH1SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="CH2SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH2SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="CH3SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH3SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="CH4SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH4SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="CH5SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH5SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="CH6SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH6SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="CH7SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH7SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="8" size="1" name="HCSEL" description="Half Cycle Select">
        <Enum name="HCSEL_0" start="0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." />
        <Enum name="HCSEL_1" start="0x1" description="Half cycle reload is enabled and it is considered as a reload opportunity." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="LDOK_0" start="0" description="Loading updated values is disabled." />
        <Enum name="LDOK_1" start="0x1" description="Loading updated values is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GLEN" description="Global Load Enable">
        <Enum name="GLEN_0" start="0" description="Global Load Ok disabled." />
        <Enum name="GLEN_1" start="0x1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." />
      </BitField>
      <BitField start="11" size="1" name="GLDOK" description="Global Load OK">
        <Enum name="GLDOK_0" start="0" description="No action." />
        <Enum name="GLDOK_1" start="0x1" description="LDOK bit is set." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="FTM0_HCR" access="Read/Write" description="Half Cycle Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HCVAL" description="Half Cycle Value" />
    </Register>
    <Register start="+0x200" size="4" name="FTM0_MOD_MIRROR" access="Read/Write" description="Mirror of Modulo Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACMOD" description="Modulo Fractional Value" />
      <BitField start="16" size="16" name="MOD" description="Mirror of the Modulo Integer Value" />
    </Register>
    <Register start="+0x204+0" size="4" name="FTM0_C0V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+4" size="4" name="FTM0_C1V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+8" size="4" name="FTM0_C2V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+12" size="4" name="FTM0_C3V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+16" size="4" name="FTM0_C4V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+20" size="4" name="FTM0_C5V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+24" size="4" name="FTM0_C6V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+28" size="4" name="FTM0_C7V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM1" start="0x40039000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM1_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="CLKS_0" start="0" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="CLKS_1" start="0x1" description="FTM input clock" />
        <Enum name="CLKS_2" start="0x2" description="Fixed frequency clock" />
        <Enum name="CLKS_3" start="0x3" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="FTM counter operates in Up Counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Reload interrupt is disabled." />
        <Enum name="RIE_1" start="0x1" description="Reload interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="FTM counter did not reach a reload point." />
        <Enum name="RF_1" start="0x1" description="FTM counter reached a reload point." />
      </BitField>
      <BitField start="8" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="9" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="FTM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="FTM counter has overflowed." />
      </BitField>
      <BitField start="16" size="1" name="PWMEN0" description="Channel 0 PWM enable bit">
        <Enum name="PWMEN0_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN0_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="17" size="1" name="PWMEN1" description="Channel 1 PWM enable bit">
        <Enum name="PWMEN1_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN1_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="18" size="1" name="PWMEN2" description="Channel 2 PWM enable bit">
        <Enum name="PWMEN2_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN2_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="19" size="1" name="PWMEN3" description="Channel 3 PWM enable bit">
        <Enum name="PWMEN3_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN3_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="20" size="1" name="PWMEN4" description="Channel 4 PWM enable bit">
        <Enum name="PWMEN4_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN4_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="21" size="1" name="PWMEN5" description="Channel 5 PWM enable bit">
        <Enum name="PWMEN5_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN5_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="22" size="1" name="PWMEN6" description="Channel 6 PWM enable bit">
        <Enum name="PWMEN6_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN6_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="23" size="1" name="PWMEN7" description="Channel 7 PWM enable bit">
        <Enum name="PWMEN7_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN7_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM1_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM1_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM1_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM1_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM1_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM1_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM1_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM1_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM1_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM1_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM1_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM1_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM1_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM1_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM1_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM1_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM1_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="CH6F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH6F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="CH7F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH7F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM1_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="FTMEN_0" start="0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="FTMEN_1" start="0x1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="WPDIS_0" start="0" description="Write protection is enabled." />
        <Enum name="WPDIS_1" start="0x1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="PWMSYNC_0" start="0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="PWMSYNC_1" start="0x1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="CAPTEST_0" start="0" description="Capture test mode is disabled." />
        <Enum name="CAPTEST_1" start="0x1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="FAULTM_0" start="0" description="Fault control is disabled for all channels." />
        <Enum name="FAULTM_1" start="0x1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_2" start="0x2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_3" start="0x3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="FAULTIE_0" start="0" description="Fault control interrupt is disabled." />
        <Enum name="FAULTIE_1" start="0x1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM1_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="CNTMIN_0" start="0" description="The minimum loading point is disabled." />
        <Enum name="CNTMIN_1" start="0x1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="CNTMAX_0" start="0" description="The maximum loading point is disabled." />
        <Enum name="CNTMAX_1" start="0x1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="REINIT_0" start="0" description="FTM counter continues to count normally." />
        <Enum name="REINIT_1" start="0x1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="SYNCHOM_0" start="0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." />
        <Enum name="SYNCHOM_1" start="0x1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="TRIG0_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG0_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="TRIG1_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG1_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="TRIG2_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG2_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="SWSYNC_0" start="0" description="Software trigger is not selected." />
        <Enum name="SWSYNC_1" start="0x1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM1_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="CH0OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH0OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="CH1OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH1OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="CH2OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH2OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="CH3OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH3OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="CH4OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH4OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="CH5OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH5OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="CH6OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH6OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="CH7OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH7OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM1_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="CH0OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH0OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="CH1OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH1OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="CH2OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH2OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="CH3OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH3OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="CH4OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH4OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="CH5OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH5OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="CH6OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH6OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="CH7OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH7OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM1_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0" />
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="COMP0_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP0_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" />
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="DECAP0_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP0_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="DTEN0_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN0_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="SYNCEN0_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN0_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="FAULTEN0_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN0_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2" />
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="COMP1_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP1_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" />
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="DECAP1_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP1_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="DTEN1_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN1_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="SYNCEN1_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN1_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="FAULTEN1_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN1_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4" />
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="COMP2_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP2_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" />
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="DECAP2_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP2_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="DTEN2_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN2_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="SYNCEN2_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN2_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="FAULTEN2_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN2_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6" />
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="COMP3_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP3_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" />
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="DECAP3_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP3_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="DTEN3_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN3_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="SYNCEN3_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN3_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="FAULTEN3_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN3_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM1_DEADTIME" access="Read/Write" description="Deadtime Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="DTPS_0" start="0b0x" description="Divide the FTM input clock by 1." />
        <Enum name="DTPS_2" start="0x2" description="Divide the FTM input clock by 4." />
        <Enum name="DTPS_3" start="0x3" description="Divide the FTM input clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM1_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="CH2TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH2TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="CH3TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH3TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="CH4TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH4TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="CH5TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH5TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="CH0TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH0TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="CH1TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH1TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="INITTRIGEN_0" start="0" description="The generation of initialization trigger is disabled." />
        <Enum name="INITTRIGEN_1" start="0x1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="TRIGF_0" start="0" description="No channel trigger was generated." />
        <Enum name="TRIGF_1" start="0x1" description="A channel trigger was generated." />
      </BitField>
      <BitField start="8" size="1" name="CH6TRIG" description="Channel 6 Trigger Enable">
        <Enum name="CH6TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH6TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="9" size="1" name="CH7TRIG" description="Channel 7 Trigger Enable">
        <Enum name="CH7TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH7TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM1_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="POL6_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL6_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="POL7_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL7_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM1_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="FAULTF0_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF0_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="FAULTF1_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF1_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="FAULTF2_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF2_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="FAULTF3_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF3_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="FAULTIN_0" start="0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="FAULTIN_1" start="0x1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="WPEN_0" start="0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="WPEN_1" start="0x1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="FAULTF_0" start="0" description="No fault condition was detected." />
        <Enum name="FAULTF_1" start="0x1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM1_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM1_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="FAULT0EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT0EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="FAULT1EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT1EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="FAULT2EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT2EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="FAULT3EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT3EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="FFLTR0EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR0EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="FFLTR1EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR1EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="FFLTR2EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR2EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="FFLTR3EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR3EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
      <BitField start="15" size="1" name="FSTATE" description="Fault output state">
        <Enum name="FSTATE_0" start="0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." />
        <Enum name="FSTATE_1" start="0x1" description="FTM outputs will be tri-stated when fault event is ongoing" />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="FTM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="QUADEN_0" start="0" description="Quadrature Decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="QUADIR_0" start="0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase A and phase B encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="PHBPOL_0" start="0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHBPOL_1" start="0x1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="PHAPOL_0" start="0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHAPOL_1" start="0x1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="PHBFLTREN_0" start="0" description="Phase B input filter is disabled." />
        <Enum name="PHBFLTREN_1" start="0x1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="PHAFLTREN_0" start="0" description="Phase A input filter is disabled." />
        <Enum name="PHAFLTREN_1" start="0x1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="LDFQ" description="Load Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="Debug Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="GTBEEN_0" start="0" description="Use of an external global time base is disabled." />
        <Enum name="GTBEEN_1" start="0x1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="GTBEOUT_0" start="0" description="A global time base signal generation is disabled." />
        <Enum name="GTBEOUT_1" start="0x1" description="A global time base signal generation is enabled." />
      </BitField>
      <BitField start="11" size="1" name="ITRIGR" description="Initialization trigger on Reload Point">
        <Enum name="ITRIGR_0" start="0" description="Initialization trigger is generated on counter wrap events." />
        <Enum name="ITRIGR_1" start="0x1" description="Initialization trigger is generated when a reload point is reached." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM1_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="FLT0POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT0POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="FLT1POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT1POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="FLT2POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT2POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="FLT3POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT3POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM1_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="HWTRIGMODE_0" start="0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="HWTRIGMODE_1" start="0x1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="CNTINC_0" start="0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="CNTINC_1" start="0x1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="INVC_0" start="0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="INVC_1" start="0x1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="SWOC_0" start="0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="SWOC_1" start="0x1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="SYNCMODE_0" start="0" description="Legacy PWM synchronization is selected." />
        <Enum name="SYNCMODE_1" start="0x1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="SWRSTCNT_0" start="0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="SWRSTCNT_1" start="0x1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="SWWRBUF_0" start="0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="SWWRBUF_1" start="0x1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="SWOM_0" start="0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="SWOM_1" start="0x1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="SWINVC_0" start="0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="SWINVC_1" start="0x1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="SWSOC_0" start="0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="SWSOC_1" start="0x1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="HWRSTCNT_0" start="0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="HWRSTCNT_1" start="0x1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="HWWRBUF_0" start="0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="HWWRBUF_1" start="0x1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="HWOM_0" start="0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="HWOM_1" start="0x1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="HWINVC_0" start="0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="HWINVC_1" start="0x1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="HWSOC_0" start="0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="HWSOC_1" start="0x1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM1_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="INV0EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV0EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="INV1EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV1EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="INV2EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV2EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="INV3EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV3EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM1_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="CH0OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH0OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="CH1OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH1OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="CH2OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH2OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="CH3OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH3OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="CH4OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH4OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="CH5OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH5OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="CH6OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH6OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="CH7OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH7OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="CH0OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH0OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="CH1OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH1OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="CH2OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH2OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="CH3OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH3OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="CH4OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH4OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="CH5OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH5OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="CH6OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH6OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="CH7OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH7OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM1_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="CH0SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH0SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="CH1SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH1SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="CH2SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH2SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="CH3SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH3SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="CH4SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH4SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="CH5SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH5SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="CH6SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH6SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="CH7SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH7SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="8" size="1" name="HCSEL" description="Half Cycle Select">
        <Enum name="HCSEL_0" start="0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." />
        <Enum name="HCSEL_1" start="0x1" description="Half cycle reload is enabled and it is considered as a reload opportunity." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="LDOK_0" start="0" description="Loading updated values is disabled." />
        <Enum name="LDOK_1" start="0x1" description="Loading updated values is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GLEN" description="Global Load Enable">
        <Enum name="GLEN_0" start="0" description="Global Load Ok disabled." />
        <Enum name="GLEN_1" start="0x1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." />
      </BitField>
      <BitField start="11" size="1" name="GLDOK" description="Global Load OK">
        <Enum name="GLDOK_0" start="0" description="No action." />
        <Enum name="GLDOK_1" start="0x1" description="LDOK bit is set." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="FTM1_HCR" access="Read/Write" description="Half Cycle Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HCVAL" description="Half Cycle Value" />
    </Register>
    <Register start="+0x200" size="4" name="FTM1_MOD_MIRROR" access="Read/Write" description="Mirror of Modulo Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACMOD" description="Modulo Fractional Value" />
      <BitField start="16" size="16" name="MOD" description="Mirror of the Modulo Integer Value" />
    </Register>
    <Register start="+0x204+0" size="4" name="FTM1_C0V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+4" size="4" name="FTM1_C1V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+8" size="4" name="FTM1_C2V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+12" size="4" name="FTM1_C3V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+16" size="4" name="FTM1_C4V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+20" size="4" name="FTM1_C5V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+24" size="4" name="FTM1_C6V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+28" size="4" name="FTM1_C7V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM2" start="0x4003A000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM2_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="PS_0" start="0" description="Divide by 1" />
        <Enum name="PS_1" start="0x1" description="Divide by 2" />
        <Enum name="PS_2" start="0x2" description="Divide by 4" />
        <Enum name="PS_3" start="0x3" description="Divide by 8" />
        <Enum name="PS_4" start="0x4" description="Divide by 16" />
        <Enum name="PS_5" start="0x5" description="Divide by 32" />
        <Enum name="PS_6" start="0x6" description="Divide by 64" />
        <Enum name="PS_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="CLKS_0" start="0" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="CLKS_1" start="0x1" description="FTM input clock" />
        <Enum name="CLKS_2" start="0x2" description="Fixed frequency clock" />
        <Enum name="CLKS_3" start="0x3" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="CPWMS_0" start="0" description="FTM counter operates in Up Counting mode." />
        <Enum name="CPWMS_1" start="0x1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Reload interrupt is disabled." />
        <Enum name="RIE_1" start="0x1" description="Reload interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="FTM counter did not reach a reload point." />
        <Enum name="RF_1" start="0x1" description="FTM counter reached a reload point." />
      </BitField>
      <BitField start="8" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="TOIE_0" start="0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="TOIE_1" start="0x1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="9" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="TOF_0" start="0" description="FTM counter has not overflowed." />
        <Enum name="TOF_1" start="0x1" description="FTM counter has overflowed." />
      </BitField>
      <BitField start="16" size="1" name="PWMEN0" description="Channel 0 PWM enable bit">
        <Enum name="PWMEN0_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN0_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="17" size="1" name="PWMEN1" description="Channel 1 PWM enable bit">
        <Enum name="PWMEN1_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN1_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="18" size="1" name="PWMEN2" description="Channel 2 PWM enable bit">
        <Enum name="PWMEN2_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN2_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="19" size="1" name="PWMEN3" description="Channel 3 PWM enable bit">
        <Enum name="PWMEN3_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN3_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="20" size="1" name="PWMEN4" description="Channel 4 PWM enable bit">
        <Enum name="PWMEN4_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN4_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="21" size="1" name="PWMEN5" description="Channel 5 PWM enable bit">
        <Enum name="PWMEN5_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN5_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="22" size="1" name="PWMEN6" description="Channel 6 PWM enable bit">
        <Enum name="PWMEN6_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN6_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
      <BitField start="23" size="1" name="PWMEN7" description="Channel 7 PWM enable bit">
        <Enum name="PWMEN7_0" start="0" description="Channel output port is disabled" />
        <Enum name="PWMEN7_1" start="0x1" description="Channel output port is enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM2_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM2_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM2_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM2_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM2_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM2_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM2_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM2_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM2_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="DMA_0" start="0" description="Disable DMA transfers." />
        <Enum name="DMA_1" start="0x1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="1" size="1" name="ICRST" description="FTM counter reset by the selected input capture event.">
        <Enum name="ICRST_0" start="0" description="FTM counter is not reset when the selected channel (n) input event is detected." />
        <Enum name="ICRST_1" start="0x1" description="FTM counter is reset when the selected channel (n) input event is detected." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Channel (n) Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Channel (n) Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel (n) Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel (n) Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel (n) Interrupt Enable">
        <Enum name="CHIE_0" start="0" description="Disable channel (n) interrupt. Use software polling." />
        <Enum name="CHIE_1" start="0x1" description="Enable channel (n) interrupt." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel (n) Flag">
        <Enum name="CHF_0" start="0" description="No channel (n) event has occurred." />
        <Enum name="CHF_1" start="0x1" description="A channel (n) event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TRIGMODE" description="Trigger mode control">
        <Enum name="TRIGMODE_0" start="0" description="Channel outputs will generate the normal PWM outputs without generating a pulse." />
        <Enum name="TRIGMODE_1" start="0x1" description="If a match in the channel occurs, a trigger generation on channel output will happen. The trigger pulse width has one FTM clock cycle." />
      </BitField>
      <BitField start="9" size="1" name="CHIS" description="Channel (n) Input State">
        <Enum name="CHIS_0" start="0" description="The channel (n) input is zero." />
        <Enum name="CHIS_1" start="0x1" description="The channel (n) input is one." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM2_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM2_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM2_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM2_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM2_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM2_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM2_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM2_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="CH0F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH0F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="CH1F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH1F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="CH2F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH2F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="CH3F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH3F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="CH4F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH4F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="CH5F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH5F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="CH6F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH6F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="CH7F_0" start="0" description="No channel event has occurred." />
        <Enum name="CH7F_1" start="0x1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM2_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="FTMEN_0" start="0" description="TPM compatibility. Free running counter and synchronization compatible with TPM." />
        <Enum name="FTMEN_1" start="0x1" description="Free running counter and synchronization are different from TPM behavior." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="WPDIS_0" start="0" description="Write protection is enabled." />
        <Enum name="WPDIS_1" start="0x1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="PWMSYNC_0" start="0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="PWMSYNC_1" start="0x1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="CAPTEST_0" start="0" description="Capture test mode is disabled." />
        <Enum name="CAPTEST_1" start="0x1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="FAULTM_0" start="0" description="Fault control is disabled for all channels." />
        <Enum name="FAULTM_1" start="0x1" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_2" start="0x2" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="FAULTM_3" start="0x3" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="FAULTIE_0" start="0" description="Fault control interrupt is disabled." />
        <Enum name="FAULTIE_1" start="0x1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM2_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="CNTMIN_0" start="0" description="The minimum loading point is disabled." />
        <Enum name="CNTMIN_1" start="0x1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="CNTMAX_0" start="0" description="The maximum loading point is disabled." />
        <Enum name="CNTMAX_1" start="0x1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="REINIT_0" start="0" description="FTM counter continues to count normally." />
        <Enum name="REINIT_1" start="0x1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="SYNCHOM_0" start="0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the FTM input clock." />
        <Enum name="SYNCHOM_1" start="0x1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="TRIG0_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG0_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="TRIG1_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG1_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="TRIG2_0" start="0" description="Trigger is disabled." />
        <Enum name="TRIG2_1" start="0x1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="SWSYNC_0" start="0" description="Software trigger is not selected." />
        <Enum name="SWSYNC_1" start="0x1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM2_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="CH0OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH0OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="CH1OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH1OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="CH2OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH2OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="CH3OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH3OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="CH4OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH4OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="CH5OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH5OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="CH6OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH6OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="CH7OI_0" start="0" description="The initialization value is 0." />
        <Enum name="CH7OI_1" start="0x1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM2_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="CH0OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH0OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="CH1OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH1OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="CH2OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH2OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="CH3OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH3OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="CH4OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH4OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="CH5OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH5OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="CH6OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH6OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="CH7OM_0" start="0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="CH7OM_1" start="0x1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM2_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0" />
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="COMP0_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP0_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0" />
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="DECAP0_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP0_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="DTEN0_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN0_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="SYNCEN0_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN0_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="FAULTEN0_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN0_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2" />
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="COMP1_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP1_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2" />
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="DECAP1_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP1_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="DTEN1_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN1_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="SYNCEN1_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN1_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="FAULTEN1_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN1_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4" />
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="COMP2_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP2_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4" />
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="DECAP2_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP2_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="DTEN2_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN2_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="SYNCEN2_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN2_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="FAULTEN2_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN2_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6" />
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="COMP3_0" start="0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="COMP3_1" start="0x1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6" />
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="DECAP3_0" start="0" description="The dual edge captures are inactive." />
        <Enum name="DECAP3_1" start="0x1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="DTEN3_0" start="0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="DTEN3_1" start="0x1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="SYNCEN3_0" start="0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="SYNCEN3_1" start="0x1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="FAULTEN3_0" start="0" description="The fault control in this pair of channels is disabled." />
        <Enum name="FAULTEN3_1" start="0x1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM2_DEADTIME" access="Read/Write" description="Deadtime Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="DTPS_0" start="0b0x" description="Divide the FTM input clock by 1." />
        <Enum name="DTPS_2" start="0x2" description="Divide the FTM input clock by 4." />
        <Enum name="DTPS_3" start="0x3" description="Divide the FTM input clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM2_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="CH2TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH2TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="CH3TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH3TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="CH4TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH4TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="CH5TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH5TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="CH0TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH0TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="CH1TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH1TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="INITTRIGEN_0" start="0" description="The generation of initialization trigger is disabled." />
        <Enum name="INITTRIGEN_1" start="0x1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="TRIGF_0" start="0" description="No channel trigger was generated." />
        <Enum name="TRIGF_1" start="0x1" description="A channel trigger was generated." />
      </BitField>
      <BitField start="8" size="1" name="CH6TRIG" description="Channel 6 Trigger Enable">
        <Enum name="CH6TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH6TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="9" size="1" name="CH7TRIG" description="Channel 7 Trigger Enable">
        <Enum name="CH7TRIG_0" start="0" description="The generation of the channel trigger is disabled." />
        <Enum name="CH7TRIG_1" start="0x1" description="The generation of the channel trigger is enabled." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM2_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="POL0_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL0_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="POL1_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL1_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="POL2_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL2_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="POL3_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL3_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="POL4_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL4_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="POL5_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL5_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="POL6_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL6_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="POL7_0" start="0" description="The channel polarity is active high." />
        <Enum name="POL7_1" start="0x1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM2_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="FAULTF0_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF0_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="FAULTF1_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF1_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="FAULTF2_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF2_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="FAULTF3_0" start="0" description="No fault condition was detected at the fault input." />
        <Enum name="FAULTF3_1" start="0x1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="FAULTIN_0" start="0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="FAULTIN_1" start="0x1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="WPEN_0" start="0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="WPEN_1" start="0x1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="FAULTF_0" start="0" description="No fault condition was detected." />
        <Enum name="FAULTF_1" start="0x1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM2_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM2_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="FAULT0EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT0EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="FAULT1EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT1EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="FAULT2EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT2EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="FAULT3EN_0" start="0" description="Fault input is disabled." />
        <Enum name="FAULT3EN_1" start="0x1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="FFLTR0EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR0EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="FFLTR1EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR1EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="FFLTR2EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR2EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="FFLTR3EN_0" start="0" description="Fault input filter is disabled." />
        <Enum name="FFLTR3EN_1" start="0x1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
      <BitField start="15" size="1" name="FSTATE" description="Fault output state">
        <Enum name="FSTATE_0" start="0" description="FTM outputs will be placed into safe values when fault events in ongoing (defined by POL bits)." />
        <Enum name="FSTATE_1" start="0x1" description="FTM outputs will be tri-stated when fault event is ongoing" />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="FTM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="QUADEN_0" start="0" description="Quadrature Decoder mode is disabled." />
        <Enum name="QUADEN_1" start="0x1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="TOFDIR_0" start="0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="TOFDIR_1" start="0x1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="QUADIR_0" start="0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="QUADIR_1" start="0x1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="QUADMODE_0" start="0" description="Phase A and phase B encoding mode." />
        <Enum name="QUADMODE_1" start="0x1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="PHBPOL_0" start="0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHBPOL_1" start="0x1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="PHAPOL_0" start="0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="PHAPOL_1" start="0x1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="PHBFLTREN_0" start="0" description="Phase B input filter is disabled." />
        <Enum name="PHBFLTREN_1" start="0x1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="PHAFLTREN_0" start="0" description="Phase A input filter is disabled." />
        <Enum name="PHAFLTREN_1" start="0x1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="LDFQ" description="Load Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="Debug Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="GTBEEN_0" start="0" description="Use of an external global time base is disabled." />
        <Enum name="GTBEEN_1" start="0x1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="GTBEOUT_0" start="0" description="A global time base signal generation is disabled." />
        <Enum name="GTBEOUT_1" start="0x1" description="A global time base signal generation is enabled." />
      </BitField>
      <BitField start="11" size="1" name="ITRIGR" description="Initialization trigger on Reload Point">
        <Enum name="ITRIGR_0" start="0" description="Initialization trigger is generated on counter wrap events." />
        <Enum name="ITRIGR_1" start="0x1" description="Initialization trigger is generated when a reload point is reached." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM2_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="FLT0POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT0POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="FLT1POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT1POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="FLT2POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT2POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="FLT3POL_0" start="0" description="The fault input polarity is active high. A 1 at the fault input indicates a fault." />
        <Enum name="FLT3POL_1" start="0x1" description="The fault input polarity is active low. A 0 at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM2_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="HWTRIGMODE_0" start="0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="HWTRIGMODE_1" start="0x1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="CNTINC_0" start="0" description="CNTIN register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="CNTINC_1" start="0x1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="INVC_0" start="0" description="INVCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="INVC_1" start="0x1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="SWOC_0" start="0" description="SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock." />
        <Enum name="SWOC_1" start="0x1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="SYNCMODE_0" start="0" description="Legacy PWM synchronization is selected." />
        <Enum name="SYNCMODE_1" start="0x1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="SWRSTCNT_0" start="0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="SWRSTCNT_1" start="0x1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="SWWRBUF_0" start="0" description="The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="SWWRBUF_1" start="0x1" description="The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="SWOM_0" start="0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="SWOM_1" start="0x1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="SWINVC_0" start="0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="SWINVC_1" start="0x1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="SWSOC_0" start="0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="SWSOC_1" start="0x1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="HWRSTCNT_0" start="0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="HWRSTCNT_1" start="0x1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="HWWRBUF_0" start="0" description="A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization." />
        <Enum name="HWWRBUF_1" start="0x1" description="A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="HWOM_0" start="0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="HWOM_1" start="0x1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="HWINVC_0" start="0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="HWINVC_1" start="0x1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="HWSOC_0" start="0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="HWSOC_1" start="0x1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM2_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="INV0EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV0EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="INV1EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV1EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="INV2EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV2EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="INV3EN_0" start="0" description="Inverting is disabled." />
        <Enum name="INV3EN_1" start="0x1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM2_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="CH0OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH0OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="CH1OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH1OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="CH2OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH2OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="CH3OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH3OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="CH4OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH4OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="CH5OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH5OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="CH6OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH6OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="CH7OC_0" start="0" description="The channel output is not affected by software output control." />
        <Enum name="CH7OC_1" start="0x1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="CH0OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH0OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="CH1OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH1OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="CH2OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH2OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="CH3OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH3OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="CH4OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH4OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="CH5OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH5OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="CH6OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH6OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="CH7OCV_0" start="0" description="The software output control forces 0 to the channel output." />
        <Enum name="CH7OCV_1" start="0x1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM2_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="CH0SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH0SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="CH1SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH1SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="CH2SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH2SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="CH3SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH3SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="CH4SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH4SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="CH5SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH5SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="CH6SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH6SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="CH7SEL_0" start="0" description="Channel match is not included as a reload opportunity." />
        <Enum name="CH7SEL_1" start="0x1" description="Channel match is included as a reload opportunity." />
      </BitField>
      <BitField start="8" size="1" name="HCSEL" description="Half Cycle Select">
        <Enum name="HCSEL_0" start="0" description="Half cycle reload is disabled and it is not considered as a reload opportunity." />
        <Enum name="HCSEL_1" start="0x1" description="Half cycle reload is enabled and it is considered as a reload opportunity." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="LDOK_0" start="0" description="Loading updated values is disabled." />
        <Enum name="LDOK_1" start="0x1" description="Loading updated values is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GLEN" description="Global Load Enable">
        <Enum name="GLEN_0" start="0" description="Global Load Ok disabled." />
        <Enum name="GLEN_1" start="0x1" description="Global Load OK enabled. A pulse event on the module global load input sets the LDOK bit." />
      </BitField>
      <BitField start="11" size="1" name="GLDOK" description="Global Load OK">
        <Enum name="GLDOK_0" start="0" description="No action." />
        <Enum name="GLDOK_1" start="0x1" description="LDOK bit is set." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="FTM2_HCR" access="Read/Write" description="Half Cycle Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HCVAL" description="Half Cycle Value" />
    </Register>
    <Register start="+0x200" size="4" name="FTM2_MOD_MIRROR" access="Read/Write" description="Mirror of Modulo Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACMOD" description="Modulo Fractional Value" />
      <BitField start="16" size="16" name="MOD" description="Mirror of the Modulo Integer Value" />
    </Register>
    <Register start="+0x204+0" size="4" name="FTM2_C0V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+4" size="4" name="FTM2_C1V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+8" size="4" name="FTM2_C2V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+12" size="4" name="FTM2_C3V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+16" size="4" name="FTM2_C4V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+20" size="4" name="FTM2_C5V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+24" size="4" name="FTM2_C6V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
    <Register start="+0x204+28" size="4" name="FTM2_C7V_MIRROR" access="Read/Write" description="Mirror of Channel (n) Match Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="5" name="FRACVAL" description="Channel (n) Match Fractional Value" />
      <BitField start="16" size="16" name="VAL" description="Mirror of the Channel (n) Match Integer Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Register 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="AD0 is selected as input." />
        <Enum name="ADCH_1" start="0x1" description="AD1 is selected as input." />
        <Enum name="ADCH_2" start="0x2" description="AD2 is selected as input." />
        <Enum name="ADCH_3" start="0x3" description="AD3 is selected as input." />
        <Enum name="ADCH_4" start="0x4" description="AD4 is selected as input." />
        <Enum name="ADCH_5" start="0x5" description="AD5 is selected as input." />
        <Enum name="ADCH_6" start="0x6" description="AD6 is selected as input." />
        <Enum name="ADCH_7" start="0x7" description="AD7 is selected as input." />
        <Enum name="ADCH_8" start="0x8" description="AD8 is selected as input." />
        <Enum name="ADCH_9" start="0x9" description="AD9 is selected as input." />
        <Enum name="ADCH_10" start="0xA" description="AD10 is selected as input." />
        <Enum name="ADCH_11" start="0xB" description="AD11 is selected as input." />
        <Enum name="ADCH_12" start="0xC" description="AD12 is selected as input." />
        <Enum name="ADCH_13" start="0xD" description="AD13 is selected as input." />
        <Enum name="ADCH_14" start="0xE" description="AD14 is selected as input." />
        <Enum name="ADCH_15" start="0xF" description="AD15 is selected as input." />
        <Enum name="ADCH_18" start="0x12" description="AD18 is selected as input." />
        <Enum name="ADCH_19" start="0x13" description="AD19 is selected as input." />
        <Enum name="ADCH_21" start="0x15" description="AD21 is selected as input." />
        <Enum name="ADCH_22" start="0x16" description="AD22 is selected as input." />
        <Enum name="ADCH_23" start="0x17" description="AD23 is selected as input." />
        <Enum name="ADCH_26" start="0x1A" description="Temp Sensor" />
        <Enum name="ADCH_27" start="0x1B" description="Band Gap" />
        <Enum name="ADCH_28" start="0x1C" description="AD28 is selected as input." />
        <Enum name="ADCH_29" start="0x1D" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_30" start="0x1E" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_31" start="0x1F" description="Module is disabled" />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt is disabled." />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="COCO_0" start="0" description="Conversion is not completed." />
        <Enum name="COCO_1" start="0x1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Register 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="AD0 is selected as input." />
        <Enum name="ADCH_1" start="0x1" description="AD1 is selected as input." />
        <Enum name="ADCH_2" start="0x2" description="AD2 is selected as input." />
        <Enum name="ADCH_3" start="0x3" description="AD3 is selected as input." />
        <Enum name="ADCH_4" start="0x4" description="AD4 is selected as input." />
        <Enum name="ADCH_5" start="0x5" description="AD5 is selected as input." />
        <Enum name="ADCH_6" start="0x6" description="AD6 is selected as input." />
        <Enum name="ADCH_7" start="0x7" description="AD7 is selected as input." />
        <Enum name="ADCH_8" start="0x8" description="AD8 is selected as input." />
        <Enum name="ADCH_9" start="0x9" description="AD9 is selected as input." />
        <Enum name="ADCH_10" start="0xA" description="AD10 is selected as input." />
        <Enum name="ADCH_11" start="0xB" description="AD11 is selected as input." />
        <Enum name="ADCH_12" start="0xC" description="AD12 is selected as input." />
        <Enum name="ADCH_13" start="0xD" description="AD13 is selected as input." />
        <Enum name="ADCH_14" start="0xE" description="AD14 is selected as input." />
        <Enum name="ADCH_15" start="0xF" description="AD15 is selected as input." />
        <Enum name="ADCH_18" start="0x12" description="AD18 is selected as input." />
        <Enum name="ADCH_19" start="0x13" description="AD19 is selected as input." />
        <Enum name="ADCH_21" start="0x15" description="AD21 is selected as input." />
        <Enum name="ADCH_22" start="0x16" description="AD22 is selected as input." />
        <Enum name="ADCH_23" start="0x17" description="AD23 is selected as input." />
        <Enum name="ADCH_26" start="0x1A" description="Temp Sensor" />
        <Enum name="ADCH_27" start="0x1B" description="Band Gap" />
        <Enum name="ADCH_28" start="0x1C" description="AD28 is selected as input." />
        <Enum name="ADCH_29" start="0x1D" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_30" start="0x1E" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_31" start="0x1F" description="Module is disabled" />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt is disabled." />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="COCO_0" start="0" description="Conversion is not completed." />
        <Enum name="COCO_1" start="0x1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="ADICLK_0" start="0" description="Alternate clock 1 (ADC_ALTCLK1)" />
        <Enum name="ADICLK_1" start="0x1" description="Alternate clock 2 (ADC_ALTCLK2)" />
        <Enum name="ADICLK_2" start="0x2" description="Alternate clock 3 (ADC_ALTCLK3)" />
        <Enum name="ADICLK_3" start="0x3" description="Alternate clock 4 (ADC_ALTCLK4)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="MODE_0" start="0" description="8-bit conversion." />
        <Enum name="MODE_1" start="0x1" description="12-bit conversion." />
        <Enum name="MODE_2" start="0x2" description="10-bit conversion." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="ADIV_0" start="0" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="ADIV_1" start="0x1" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="ADIV_2" start="0x2" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="ADIV_3" start="0x3" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SMPLTS" description="Sample Time Select" />
    </Register>
    <Register start="+0x48+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="D" description="Data result" />
    </Register>
    <Register start="+0x48+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="D" description="Data result" />
    </Register>
    <Register start="+0x88+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x88+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x90" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="REFSEL_0" start="0" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="REFSEL_1" start="0x1" description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU." />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA is disabled." />
        <Enum name="DMAEN_1" start="0x1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable" />
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable" />
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="ACFE_0" start="0" description="Compare function disabled." />
        <Enum name="ACFE_1" start="0x1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="ADTRG_0" start="0" description="Software trigger selected." />
        <Enum name="ADTRG_1" start="0x1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="ADACT_0" start="0" description="Conversion not in progress." />
        <Enum name="ADACT_1" start="0x1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="4 samples averaged." />
        <Enum name="AVGS_1" start="0x1" description="8 samples averaged." />
        <Enum name="AVGS_2" start="0x2" description="16 samples averaged." />
        <Enum name="AVGS_3" start="0x3" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="AVGE_0" start="0" description="Hardware average function disabled." />
        <Enum name="AVGE_1" start="0x1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="ADCO_0" start="0" description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated." />
        <Enum name="ADCO_1" start="0x1" description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x98" size="4" name="ADC0_BASE_OFS" access="Read/Write" description="BASE Offset Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BA_OFS" description="Base Offset Error Correction Value" />
    </Register>
    <Register start="+0x9C" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0xA0" size="4" name="ADC0_USR_OFS" access="Read/Write" description="USER Offset Correction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="USR_OFS" description="USER Offset Error Correction Value" />
    </Register>
    <Register start="+0xA4" size="4" name="ADC0_XOFS" access="Read/Write" description="ADC X Offset Correction Register" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="XOFS" description="X offset error correction value" />
    </Register>
    <Register start="+0xA8" size="4" name="ADC0_YOFS" access="Read/Write" description="ADC Y Offset Correction Register" reset_value="0x37" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="YOFS" description="Y offset error correction value" />
    </Register>
    <Register start="+0xAC" size="4" name="ADC0_G" access="Read/Write" description="ADC Gain Register" reset_value="0x2F0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="G" description="Gain error adjustment factor for the overall conversion" />
    </Register>
    <Register start="+0xB0" size="4" name="ADC0_UG" access="Read/Write" description="ADC User Gain Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="UG" description="User gain error correction value" />
    </Register>
    <Register start="+0xB4" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC General Calibration Value Register S" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0xB8" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 3" reset_value="0x180" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0xBC" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 2" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0xC0" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 1" reset_value="0x5C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0xC4" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 0" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0xC8" size="4" name="ADC0_CLPX" access="Read/Write" description="ADC Plus-Side General Calibration Value Register X" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLPX" description="Calibration Value" />
    </Register>
    <Register start="+0xCC" size="4" name="ADC0_CLP9" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP9" description="Calibration Value" />
    </Register>
    <Register start="+0xD0" size="4" name="ADC0_CLPS_OFS" access="Read/Write" description="ADC General Calibration Offset Value Register S" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLPS_OFS" description="CLPS Offset" />
    </Register>
    <Register start="+0xD4" size="4" name="ADC0_CLP3_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP3_OFS" description="CLP3 Offset" />
    </Register>
    <Register start="+0xD8" size="4" name="ADC0_CLP2_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP2_OFS" description="CLP2 Offset" />
    </Register>
    <Register start="+0xDC" size="4" name="ADC0_CLP1_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP1_OFS" description="CLP1 Offset" />
    </Register>
    <Register start="+0xE0" size="4" name="ADC0_CLP0_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP0_OFS" description="CLP0 Offset" />
    </Register>
    <Register start="+0xE4" size="4" name="ADC0_CLPX_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register X" reset_value="0x440" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CLPX_OFS" description="CLPX Offset" />
    </Register>
    <Register start="+0xE8" size="4" name="ADC0_CLP9_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 9" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CLP9_OFS" description="CLP9 Offset" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x40027000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC1_SC1A" access="Read/Write" description="ADC Status and Control Register 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="AD0 is selected as input." />
        <Enum name="ADCH_1" start="0x1" description="AD1 is selected as input." />
        <Enum name="ADCH_2" start="0x2" description="AD2 is selected as input." />
        <Enum name="ADCH_3" start="0x3" description="AD3 is selected as input." />
        <Enum name="ADCH_4" start="0x4" description="AD4 is selected as input." />
        <Enum name="ADCH_5" start="0x5" description="AD5 is selected as input." />
        <Enum name="ADCH_6" start="0x6" description="AD6 is selected as input." />
        <Enum name="ADCH_7" start="0x7" description="AD7 is selected as input." />
        <Enum name="ADCH_8" start="0x8" description="AD8 is selected as input." />
        <Enum name="ADCH_9" start="0x9" description="AD9 is selected as input." />
        <Enum name="ADCH_10" start="0xA" description="AD10 is selected as input." />
        <Enum name="ADCH_11" start="0xB" description="AD11 is selected as input." />
        <Enum name="ADCH_12" start="0xC" description="AD12 is selected as input." />
        <Enum name="ADCH_13" start="0xD" description="AD13 is selected as input." />
        <Enum name="ADCH_14" start="0xE" description="AD14 is selected as input." />
        <Enum name="ADCH_15" start="0xF" description="AD15 is selected as input." />
        <Enum name="ADCH_18" start="0x12" description="AD18 is selected as input." />
        <Enum name="ADCH_19" start="0x13" description="AD19 is selected as input." />
        <Enum name="ADCH_21" start="0x15" description="AD21 is selected as input." />
        <Enum name="ADCH_22" start="0x16" description="AD22 is selected as input." />
        <Enum name="ADCH_23" start="0x17" description="AD23 is selected as input." />
        <Enum name="ADCH_26" start="0x1A" description="Temp Sensor" />
        <Enum name="ADCH_27" start="0x1B" description="Band Gap" />
        <Enum name="ADCH_28" start="0x1C" description="AD28 is selected as input." />
        <Enum name="ADCH_29" start="0x1D" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_30" start="0x1E" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_31" start="0x1F" description="Module is disabled" />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt is disabled." />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="COCO_0" start="0" description="Conversion is not completed." />
        <Enum name="COCO_1" start="0x1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC1_SC1B" access="Read/Write" description="ADC Status and Control Register 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="ADCH_0" start="0" description="AD0 is selected as input." />
        <Enum name="ADCH_1" start="0x1" description="AD1 is selected as input." />
        <Enum name="ADCH_2" start="0x2" description="AD2 is selected as input." />
        <Enum name="ADCH_3" start="0x3" description="AD3 is selected as input." />
        <Enum name="ADCH_4" start="0x4" description="AD4 is selected as input." />
        <Enum name="ADCH_5" start="0x5" description="AD5 is selected as input." />
        <Enum name="ADCH_6" start="0x6" description="AD6 is selected as input." />
        <Enum name="ADCH_7" start="0x7" description="AD7 is selected as input." />
        <Enum name="ADCH_8" start="0x8" description="AD8 is selected as input." />
        <Enum name="ADCH_9" start="0x9" description="AD9 is selected as input." />
        <Enum name="ADCH_10" start="0xA" description="AD10 is selected as input." />
        <Enum name="ADCH_11" start="0xB" description="AD11 is selected as input." />
        <Enum name="ADCH_12" start="0xC" description="AD12 is selected as input." />
        <Enum name="ADCH_13" start="0xD" description="AD13 is selected as input." />
        <Enum name="ADCH_14" start="0xE" description="AD14 is selected as input." />
        <Enum name="ADCH_15" start="0xF" description="AD15 is selected as input." />
        <Enum name="ADCH_18" start="0x12" description="AD18 is selected as input." />
        <Enum name="ADCH_19" start="0x13" description="AD19 is selected as input." />
        <Enum name="ADCH_21" start="0x15" description="AD21 is selected as input." />
        <Enum name="ADCH_22" start="0x16" description="AD22 is selected as input." />
        <Enum name="ADCH_23" start="0x17" description="AD23 is selected as input." />
        <Enum name="ADCH_26" start="0x1A" description="Temp Sensor" />
        <Enum name="ADCH_27" start="0x1B" description="Band Gap" />
        <Enum name="ADCH_28" start="0x1C" description="AD28 is selected as input." />
        <Enum name="ADCH_29" start="0x1D" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_30" start="0x1E" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="ADCH_31" start="0x1F" description="Module is disabled" />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt is disabled." />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="COCO_0" start="0" description="Conversion is not completed." />
        <Enum name="COCO_1" start="0x1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="ADC1_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="ADICLK_0" start="0" description="Alternate clock 1 (ADC_ALTCLK1)" />
        <Enum name="ADICLK_1" start="0x1" description="Alternate clock 2 (ADC_ALTCLK2)" />
        <Enum name="ADICLK_2" start="0x2" description="Alternate clock 3 (ADC_ALTCLK3)" />
        <Enum name="ADICLK_3" start="0x3" description="Alternate clock 4 (ADC_ALTCLK4)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="MODE_0" start="0" description="8-bit conversion." />
        <Enum name="MODE_1" start="0x1" description="12-bit conversion." />
        <Enum name="MODE_2" start="0x2" description="10-bit conversion." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="ADIV_0" start="0" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="ADIV_1" start="0x1" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="ADIV_2" start="0x2" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="ADIV_3" start="0x3" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="ADC1_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SMPLTS" description="Sample Time Select" />
    </Register>
    <Register start="+0x48+0" size="4" name="ADC1_RA" access="ReadOnly" description="ADC Data Result Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="D" description="Data result" />
    </Register>
    <Register start="+0x48+4" size="4" name="ADC1_RB" access="ReadOnly" description="ADC Data Result Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="D" description="Data result" />
    </Register>
    <Register start="+0x88+0" size="4" name="ADC1_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x88+4" size="4" name="ADC1_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x90" size="4" name="ADC1_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="REFSEL_0" start="0" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="REFSEL_1" start="0x1" description="Alternate reference voltage, that is, VALTH. This voltage may be additional external pin or internal source depending on the MCU configuration. See the chip configuration information for details specific to this MCU." />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA is disabled." />
        <Enum name="DMAEN_1" start="0x1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event , which is indicated when any SC1n[COCO] flag is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable" />
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable" />
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="ACFE_0" start="0" description="Compare function disabled." />
        <Enum name="ACFE_1" start="0x1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="ADTRG_0" start="0" description="Software trigger selected." />
        <Enum name="ADTRG_1" start="0x1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="ADACT_0" start="0" description="Conversion not in progress." />
        <Enum name="ADACT_1" start="0x1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="ADC1_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="AVGS_0" start="0" description="4 samples averaged." />
        <Enum name="AVGS_1" start="0x1" description="8 samples averaged." />
        <Enum name="AVGS_2" start="0x2" description="16 samples averaged." />
        <Enum name="AVGS_3" start="0x3" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="AVGE_0" start="0" description="Hardware average function disabled." />
        <Enum name="AVGE_1" start="0x1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="ADCO_0" start="0" description="One conversion will be performed (or one set of conversions, if AVGE is set) after a conversion is initiated." />
        <Enum name="ADCO_1" start="0x1" description="Continuous conversions will be performed (or continuous sets of conversions, if AVGE is set) after a conversion is initiated." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x98" size="4" name="ADC1_BASE_OFS" access="Read/Write" description="BASE Offset Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BA_OFS" description="Base Offset Error Correction Value" />
    </Register>
    <Register start="+0x9C" size="4" name="ADC1_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0xA0" size="4" name="ADC1_USR_OFS" access="Read/Write" description="USER Offset Correction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="USR_OFS" description="USER Offset Error Correction Value" />
    </Register>
    <Register start="+0xA4" size="4" name="ADC1_XOFS" access="Read/Write" description="ADC X Offset Correction Register" reset_value="0x30" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="XOFS" description="X offset error correction value" />
    </Register>
    <Register start="+0xA8" size="4" name="ADC1_YOFS" access="Read/Write" description="ADC Y Offset Correction Register" reset_value="0x37" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="YOFS" description="Y offset error correction value" />
    </Register>
    <Register start="+0xAC" size="4" name="ADC1_G" access="Read/Write" description="ADC Gain Register" reset_value="0x2F0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="G" description="Gain error adjustment factor for the overall conversion" />
    </Register>
    <Register start="+0xB0" size="4" name="ADC1_UG" access="Read/Write" description="ADC User Gain Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="UG" description="User gain error correction value" />
    </Register>
    <Register start="+0xB4" size="4" name="ADC1_CLPS" access="Read/Write" description="ADC General Calibration Value Register S" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0xB8" size="4" name="ADC1_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 3" reset_value="0x180" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0xBC" size="4" name="ADC1_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 2" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0xC0" size="4" name="ADC1_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 1" reset_value="0x5C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0xC4" size="4" name="ADC1_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 0" reset_value="0x2E" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0xC8" size="4" name="ADC1_CLPX" access="Read/Write" description="ADC Plus-Side General Calibration Value Register X" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLPX" description="Calibration Value" />
    </Register>
    <Register start="+0xCC" size="4" name="ADC1_CLP9" access="Read/Write" description="ADC Plus-Side General Calibration Value Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP9" description="Calibration Value" />
    </Register>
    <Register start="+0xD0" size="4" name="ADC1_CLPS_OFS" access="Read/Write" description="ADC General Calibration Offset Value Register S" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLPS_OFS" description="CLPS Offset" />
    </Register>
    <Register start="+0xD4" size="4" name="ADC1_CLP3_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP3_OFS" description="CLP3 Offset" />
    </Register>
    <Register start="+0xD8" size="4" name="ADC1_CLP2_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP2_OFS" description="CLP2 Offset" />
    </Register>
    <Register start="+0xDC" size="4" name="ADC1_CLP1_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP1_OFS" description="CLP1 Offset" />
    </Register>
    <Register start="+0xE0" size="4" name="ADC1_CLP0_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLP0_OFS" description="CLP0 Offset" />
    </Register>
    <Register start="+0xE4" size="4" name="ADC1_CLPX_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register X" reset_value="0x440" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CLPX_OFS" description="CLPX Offset" />
    </Register>
    <Register start="+0xE8" size="4" name="ADC1_CLP9_OFS" access="Read/Write" description="ADC Plus-Side General Calibration Offset Value Register 9" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CLP9_OFS" description="CLP9 Offset" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="TCR_0" start="0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="TCR_1" start="0x1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="TCR_127" start="0x7F" description="Time Prescaler Register overflows every 32641 clock cycles." />
        <Enum name="TCR_128" start="0x80" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="TCR_255" start="0xFF" description="Time Prescaler Register overflows every 32769 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="NO_EFFECT" start="0" description="No effect." />
        <Enum name="RESET" start="0x1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="DISABLED" start="0" description="Wakeup pin is disabled." />
        <Enum name="ENABLED" start="0x1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="NON_SUPPORTED" start="0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="SUPPORTED" start="0x1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="PROTECTED" start="0" description="Registers cannot be written when locked." />
        <Enum name="WRITEABLE" start="0x1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="ASSERTED" start="0" description="Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="RTC_32KHZ" start="0x1" description="Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="5" size="1" name="CPS" description="Clock Pin Select">
        <Enum name="PRESCALER" start="0" description="The prescaler output clock (as configured by TSIC) is output on RTC_CLKOUT." />
        <Enum name="CRYSTAL" start="0x1" description="The RTC 32kHz crystal clock is output on RTC_CLKOUT." />
      </BitField>
      <BitField start="7" size="1" name="LPOS" description="LPO Select">
        <Enum name="CRYSTAL" start="0" description="RTC prescaler increments using 32 kHz crystal." />
        <Enum name="LPO" start="0x1" description="RTC prescaler increments using LPO, bits [4:0] of the prescaler are bypassed." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="DISABLED" start="0" description="32.768 kHz oscillator is disabled." />
        <Enum name="ENABLED" start="0x1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="ENABLED" start="0" description="The 32 kHz clock is allowed to output on RTC_CLKOUT." />
        <Enum name="DISABLED" start="0x1" description="The 32 kHz clock is not allowed to output on RTC_CLKOUT." />
      </BitField>
      <BitField start="24" size="2" name="CPE" description="Clock Pin Enable">
        <Enum name="DISABLED" start="0" description="RTC_CLKOUT is disabled." />
        <Enum name="RTC_PTE0" start="0x1" description="RTC_CLKOUT is enabled." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="VALID" start="0" description="Time is valid." />
        <Enum name="INVALID" start="0x1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="NOT_OCCURED" start="0" description="Time overflow has not occurred." />
        <Enum name="OCCURED" start="0x1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="NOT_OCCURED" start="0" description="Time alarm has not occurred." />
        <Enum name="OCCURED" start="0x1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="DISABLED" start="0" description="Time counter is disabled." />
        <Enum name="ENABLED" start="0x1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="LOCKED" start="0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="NORMAL" start="0x1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="LOCKED" start="0" description="Control Register is locked and writes are ignored." />
        <Enum name="NORMAL" start="0x1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="LOCKED" start="0" description="Status Register is locked and writes are ignored." />
        <Enum name="NORMAL" start="0x1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="LOCKED" start="0" description="Lock Register is locked and writes are ignored." />
        <Enum name="NORMAL" start="0x1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="DISABLED" start="0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="ENABLED" start="0x1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="DISABLED" start="0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="ENABLED" start="0x1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="DISABLED" start="0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="ENABLED" start="0x1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="DISABLED" start="0" description="Seconds interrupt is disabled." />
        <Enum name="ENABLED" start="0x1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="NO_EFFECT" start="0" description="No effect." />
        <Enum name="ON" start="0x1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
      <BitField start="16" size="3" name="TSIC" description="Timer Seconds Interrupt Configuration">
        <Enum name="F1HZ" start="0" description="1 Hz." />
        <Enum name="F2HZ" start="0x1" description="2 Hz." />
        <Enum name="F4HZ" start="0x2" description="4 Hz." />
        <Enum name="F8HZ" start="0x3" description="8 Hz." />
        <Enum name="F16HZ" start="0x4" description="16 Hz." />
        <Enum name="F32HZ" start="0x5" description="32 Hz." />
        <Enum name="F64HZ" start="0x6" description="64 Hz." />
        <Enum name="F128HZ" start="0x7" description="128 Hz." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="RTC_WAR" access="Read/Write" description="RTC Write Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW" description="Time Seconds Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Time Seconds Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRW" description="Time Prescaler Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Time Prescaler Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARW" description="Time Alarm Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Time Alarm Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRW" description="Time Compensation Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Time Compensation Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRW" description="Control Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Control Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRW" description="Status Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Status Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRW" description="Lock Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Lock Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERW" description="Interrupt Enable Register Write">
        <Enum name="IGNORED" start="0" description="Writes to the Interupt Enable Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Writes to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="RTC_RAR" access="Read/Write" description="RTC Read Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR" description="Time Seconds Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Time Seconds Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRR" description="Time Prescaler Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Time Pprescaler Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARR" description="Time Alarm Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Time Alarm Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRR" description="Time Compensation Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Time Compensation Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRR" description="Control Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Control Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRR" description="Status Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Status Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRR" description="Lock Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Lock Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERR" description="Interrupt Enable Register Read">
        <Enum name="IGNORED" start="0" description="Reads to the Interrupt Enable Register are ignored." />
        <Enum name="NORMAL" start="0x1" description="Reads to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="TEN_1" start="0x1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="TMS_0" start="0" description="Time Counter mode." />
        <Enum name="TMS_1" start="0x1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="TFC_0" start="0" description="CNR is reset whenever TCF is set." />
        <Enum name="TFC_1" start="0x1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="TPP_0" start="0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="TPP_1" start="0x1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="TPS_0" start="0" description="Pulse counter input 0 is selected." />
        <Enum name="TPS_1" start="0x1" description="Pulse counter input 1 is selected." />
        <Enum name="TPS_2" start="0x2" description="Pulse counter input 2 is selected." />
        <Enum name="TPS_3" start="0x3" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Timer interrupt disabled." />
        <Enum name="TIE_1" start="0x1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="TCF_0" start="0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="TCF_1" start="0x1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="TDRE_0" start="0" description="Timer DMA Request disabled." />
        <Enum name="TDRE_1" start="0x1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="PCS_0" start="0" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="PCS_1" start="0x1" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="PCS_2" start="0x2" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="PCS_3" start="0x3" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="PBYP_0" start="0" description="Prescaler/glitch filter is enabled." />
        <Enum name="PBYP_1" start="0x1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="PRESCALE_0" start="0" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="PRESCALE_1" start="0x1" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="PRESCALE_2" start="0x2" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="PRESCALE_3" start="0x3" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="PRESCALE_4" start="0x4" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="PRESCALE_5" start="0x5" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="PRESCALE_6" start="0x6" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="PRESCALE_7" start="0x7" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="PRESCALE_8" start="0x8" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="PRESCALE_9" start="0x9" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="PRESCALE_10" start="0xA" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="PRESCALE_11" start="0xB" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="PRESCALE_12" start="0xC" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="PRESCALE_13" start="0xD" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="PRESCALE_14" start="0xE" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="PRESCALE_15" start="0xF" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40048000" description="System Integration Module">
    <Register start="+0x4" size="4" name="SIM_CHIPCTL" access="Read/Write" description="Chip Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADC_INTERLEAVE_EN" description="ADC interleave channel enable">
        <Enum name="DISABLED" start="0" description="No interleave channel" />
      </BitField>
      <BitField start="4" size="2" name="CLKOUTDIV" description="CLKOUT divider ratio">
        <Enum name="DIV1" start="0" description="Divided by 1" />
        <Enum name="DIV2" start="0x1" description="Divided by 2" />
        <Enum name="DIV4" start="0x2" description="Divided by 4" />
        <Enum name="DIV8" start="0x3" description="Divided by 8" />
      </BitField>
      <BitField start="6" size="2" name="CLKOUTSEL" description="CLKOUT Select">
        <Enum name="SCGCLKOUT" start="0x1" description="SCGCLKOUT(SIRC/FIRC/SOSC/LPFLL), see SCG_CLKOUTCNFG register." />
        <Enum name="RTC32" start="0x2" description="RTC oscillator (OSC32) clock (32 kHz)" />
        <Enum name="LPO" start="0x3" description="LPO clock (128 kHz)" />
      </BitField>
      <BitField start="13" size="1" name="PDB_BB_SEL" description="PDB back-to-back select">
        <Enum name="PDB0" start="0" description="PDB0 channel 0 back-to-back operation with ADC0 COCO[1:0] and PDB0 channel 1 back-to-back operation with ADC1 COCO[1:0]" />
        <Enum name="PDBx" start="0x1" description="PDB0 Channel 0 back-to-back operation with COCO[0] of ADC0 and COCO[1] of ADC1 ; PDB0 Channel 1 back-to-back operation with COCO[0] of ADC1 and COCO[1] of ADC0" />
      </BitField>
      <BitField start="16" size="2" name="PWTCLKSEL" description="PWT clock source select">
        <Enum name="TCLK0" start="0" description="PWT alternative clock is from the TCLK0 pin." />
        <Enum name="TCLK1" start="0x1" description="PWT alternative clock is from the TCLK1 pin." />
        <Enum name="TCLK2" start="0x2" description="PWT alternative clock is from the TCLK2 pin." />
      </BitField>
      <BitField start="18" size="2" name="RTC32KCLKSEL" description="RTC 32K clock input select">
        <Enum name="OSC32K" start="0" description="OSC32 clock output" />
        <Enum name="RTC_CLKIN" start="0x1" description="RTC_CLKIN" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SIM_FTMOPT0" access="Read/Write" description="FTM Option Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTM0FLTxSEL" description="FTM0 Fault x Select" />
      <BitField start="24" size="2" name="FTM0CLKSEL" description="FTM0 External Clock Pin Select">
        <Enum name="TCLK0" start="0" description="FTM0 external clock driven by TCLK0 pin." />
        <Enum name="TCLK1" start="0x1" description="FTM0 external clock driven by TCLK1 pin." />
        <Enum name="TCLK2" start="0x2" description="FTM0 external clock driven by TCLK2 pin." />
        <Enum name="NONE" start="0x3" description="No clock input" />
      </BitField>
      <BitField start="26" size="2" name="FTM1CLKSEL" description="FTM1 External Clock Pin Select">
        <Enum name="TCLK0" start="0" description="FTM1 external clock driven by TCLK0 pin." />
        <Enum name="TCLK1" start="0x1" description="FTM1 external clock driven by TCLK1 pin." />
        <Enum name="TCLK2" start="0x2" description="FTM1 external clock driven by TCLK2 pin." />
        <Enum name="NONE" start="0x3" description="No clock input" />
      </BitField>
      <BitField start="28" size="2" name="FTM2CLKSEL" description="FTM2 External Clock Pin Select">
        <Enum name="TCLK0" start="0" description="FTM2 external clock driven by TCLK0 pin." />
        <Enum name="TCLK1" start="0x1" description="FTM2 external clock driven by TCLK1 pin." />
        <Enum name="TCLK2" start="0x2" description="FTM2 external clock driven by TCLK2 pin." />
        <Enum name="NONE" start="0x3" description="No clock input" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="SIM_ADCOPT" access="Read/Write" description="ADC Options Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC0TRGSEL" description="ADC0 trigger source select">
        <Enum name="PDB" start="0" description="PDB output" />
        <Enum name="TRGMUX" start="0x1" description="TRGMUX output" />
      </BitField>
      <BitField start="1" size="2" name="ADC0SWPRETRG" description="ADC0 software pre-trigger sources">
        <Enum name="DISABLED0" start="0" description="disabled" />
        <Enum name="PRETR0" start="0x1" description="software pre-trigger 0" />
        <Enum name="PRETR1" start="0x2" description="software pre-trigger 1" />
        <Enum name="DISABLED1" start="0x3" description="disabled" />
      </BitField>
      <BitField start="4" size="2" name="ADC0PRETRGSEL" description="ADC0 pre-trigger source select">
        <Enum name="PDB" start="0" description="PDB output" />
        <Enum name="TRGMUX" start="0x1" description="TRGMUX output" />
        <Enum name="SOFTWR" start="0x2" description="ADC0 software pre-trigger" />
      </BitField>
      <BitField start="8" size="1" name="ADC1TRGSEL" description="ADC1 trigger source select">
        <Enum name="PDB" start="0" description="PDB output" />
        <Enum name="TRGMUX" start="0x1" description="TRGMUX output" />
      </BitField>
      <BitField start="9" size="2" name="ADC1SWPRETRG" description="ADC1 software pre-trigger sources">
        <Enum name="DISABLED0" start="0" description="disabled" />
        <Enum name="PRETR0" start="0x1" description="software pre-trigger 0" />
        <Enum name="PRETR1" start="0x2" description="software pre-trigger 1" />
        <Enum name="DISABLED1" start="0x3" description="disabled" />
      </BitField>
      <BitField start="12" size="2" name="ADC1PRETRGSEL" description="ADC1 pre-trigger source select">
        <Enum name="PDB" start="0" description="PDB output" />
        <Enum name="TRGMUX" start="0x1" description="TRGMUX output" />
        <Enum name="SOFTWR" start="0x2" description="ADC1 software pre-trigger" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="SIM_FTMOPT1" access="Read/Write" description="FTM Option Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTM0SYNCBIT" description="FTM0 Sync Bit">
        <Enum name="NONE" start="0" description="No effect." />
        <Enum name="FTM0" start="0x1" description="Write 1 to assert the TRIG1 input to FTM0. Software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="1" size="1" name="FTM1SYNCBIT" description="FTM1 Sync Bit">
        <Enum name="NONE" start="0" description="No effect." />
        <Enum name="FTM1" start="0x1" description="Write 1 to assert the TRIG1 input to FTM1. Software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="2" size="1" name="FTM2SYNCBIT" description="FTM2 Sync Bit">
        <Enum name="NONE" start="0" description="No effect." />
        <Enum name="FTM2" start="0x1" description="Write 1 to assert the TRIG1 input to FTM2. Software must clear this bit to allow other trigger sources to assert." />
      </BitField>
      <BitField start="4" size="2" name="FTM1CH0SEL" description="FTM1 CH0 Select">
        <Enum name="FTM1CH0" start="0" description="FTM1_CH0 input" />
        <Enum name="CMP0" start="0x1" description="CMP0 output" />
        <Enum name="CMP1" start="0x2" description="CMP1 output" />
      </BitField>
      <BitField start="6" size="2" name="FTM2CH0SEL" description="FTM2 CH0 Select">
        <Enum name="FTM2CH0" start="0" description="FTM2_CH0 input" />
        <Enum name="CMP0" start="0x1" description="CMP0 output" />
        <Enum name="CMP1" start="0x2" description="CMP1 output" />
      </BitField>
      <BitField start="8" size="1" name="FTM2CH1SEL" description="FTM2 CH1 Select">
        <Enum name="FTM2_CH1" start="0" description="FTM2_CH1 input" />
        <Enum name="XOR_FTMxCHx" start="0x1" description="exclusive OR of FTM2_CH0, FTM2_CH1, and FTM1_CH1" />
      </BitField>
      <BitField start="16" size="8" name="FTM0_OUTSEL" description="FTM0 channel modulation select with FTM1_CH1">
        <Enum name="NONE" start="0" description="No modulation with FTM1_CH1" />
        <Enum name="FTM1CH1" start="0x1" description="Modulation with FTM1_CH1" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0x100" reset_mask="0xF80">
      <BitField start="0" size="7" name="PINID" description="Pin identification">
        <Enum name="PIN64" start="0x7" description="64-pin" />
        <Enum name="PIN100" start="0xA" description="100-pin" />
      </BitField>
      <BitField start="7" size="5" name="PROJECTID" description="Project ID" />
      <BitField start="12" size="4" name="REVID" description="Device revision number" />
      <BitField start="16" size="4" name="RAMSIZE" description="RAM size">
        <Enum name="SIZE16KB" start="0x5" description="16 KB" />
        <Enum name="SIZE32KB" start="0x6" description="32 KB" />
      </BitField>
      <BitField start="20" size="4" name="SERIESID" description="Kinetis Series ID">
        <Enum name="SERIESID_2" start="0x2" description="Kinetis E+ series" />
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID" description="Kinetis E-series Sub-Family ID" />
      <BitField start="28" size="4" name="FAMILYID" description="Kinetis E-series Family ID">
        <Enum name="KE1x" start="0x1" description="KE1x Family (Enhanced features)" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0" reset_mask="0xF00FFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="FLASH_EN" start="0" description="Flash is enabled" />
        <Enum name="FLASH_DIS" start="0x1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="FLASH_EN" start="0" description="Flash remains enabled during Doze mode" />
        <Enum name="FLASH_DIS" start="0x1" description="Flash is disabled for the duration of Doze mode" />
      </BitField>
      <BitField start="12" size="4" name="DEPART" description="FlexNVM partition" />
      <BitField start="16" size="4" name="EEERAMSIZE" description="EEE SRAM SIZE">
        <Enum name="EEERAMSIZE_3" start="0x3" description="2 KB" />
        <Enum name="EEERAMSIZE_4" start="0x4" description="1 KB" />
        <Enum name="EEERAMSIZE_5" start="0x5" description="512 Bytes" />
        <Enum name="EEERAMSIZE_6" start="0x6" description="256 Bytes" />
        <Enum name="EEERAMSIZE_7" start="0x7" description="128 Bytes" />
        <Enum name="EEERAMSIZE_8" start="0x8" description="64 Bytes" />
        <Enum name="EEERAMSIZE_9" start="0x9" description="32 Bytes" />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program flash size">
        <Enum name="SIZE128K" start="0x7" description="128 KB of program flash memory, 4 KB protection region" />
        <Enum name="SIZE256K" start="0x9" description="256 KB of program flash memory, 8 KB protection region" />
      </BitField>
      <BitField start="28" size="4" name="NVMSIZE" description="FlexNVM size">
        <Enum name="M0K" start="0" description="0 KB of FlexNVM" />
        <Enum name="M32K" start="0x3" description="32 KB of FlexNVM" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0" reset_mask="0">
      <BitField start="16" size="7" name="MAXADDR1" description="Max address block 1" />
      <BitField start="24" size="7" name="MAXADDR0" description="Max address block 0" />
    </Register>
    <Register start="+0x54" size="4" name="SIM_UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID127_96" description="Unique Identification" />
    </Register>
    <Register start="+0x58" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID95_64" description="Unique Identification" />
    </Register>
    <Register start="+0x5C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID63_32" description="Unique Identification" />
    </Register>
    <Register start="+0x60" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID31_0" description="Unique Identification" />
    </Register>
    <Register start="+0x6C" size="4" name="SIM_MISCTRL" access="Read/Write" description="Miscellaneous Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW_TRG" description="Software Trigger bit to TRGMUX" />
      <BitField start="4" size="4" name="DMA_INT_SEL" description="DMA channel interrupt OR select" />
      <BitField start="16" size="1" name="UART0ODE" description="UART0 Open Drain Enable">
        <Enum name="UART0ODE_0" start="0" description="Open drain is disabled on UART0" />
        <Enum name="UART0ODE_1" start="0x1" description="Open drain is enabled on UART0" />
      </BitField>
      <BitField start="17" size="1" name="UART1ODE" description="UART1 Open Drain Enable">
        <Enum name="UART1ODE_0" start="0" description="Open drain is disabled on UART1" />
        <Enum name="UART1ODE_1" start="0x1" description="Open drain is enabled on UART1" />
      </BitField>
      <BitField start="18" size="1" name="UART2ODE" description="UART2 Open Drain Enable">
        <Enum name="UART2ODE_0" start="0" description="Open drain is disabled on UART2" />
        <Enum name="UART2ODE_1" start="0x1" description="Open drain is enabled on UART2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTA_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTA_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="BUS" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="LPO" start="0x1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTA_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTB_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTB_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="BUS" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="LPO" start="0x1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTB_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTC_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTC_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="BUS" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="LPO" start="0x1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTC_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000" description="Pin Control and Interrupts">
    <Register start="+0+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTD_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTD_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTD_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTD_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTD_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTD_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTD_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTD_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTD_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTD_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTD_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTD_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTD_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTD_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTD_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTD_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTD_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTD_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTD_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTD_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTD_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTD_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTD_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTD_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTD_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTD_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="BUS" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="LPO" start="0x1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTD_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000" description="Pin Control and Interrupts">
    <Register start="+0+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTE_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTE_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTE_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTE_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTE_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTE_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTE_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTE_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTE_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTE_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTE_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTE_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTE_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTE_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTE_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTE_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTE_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTE_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTE_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTE_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTE_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTE_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTE_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTE_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="DOWN" start="0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="UP" start="0x1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="DISABLED" start="0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="DISABLED" start="0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="ENABLED" start="0x1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="LOW" start="0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="HIGH" start="0x1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="ANA_DIS" start="0" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="GPIO" start="0x1" description="Alternative 1 (GPIO)." />
        <Enum name="ALT2" start="0x2" description="Alternative 2 (chip-specific)." />
        <Enum name="ALT3" start="0x3" description="Alternative 3 (chip-specific)." />
        <Enum name="ALT4" start="0x4" description="Alternative 4 (chip-specific)." />
        <Enum name="ALT5" start="0x5" description="Alternative 5 (chip-specific)." />
        <Enum name="ALT6" start="0x6" description="Alternative 6 (chip-specific)." />
        <Enum name="ALT7" start="0x7" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="NOT_LOCKED" start="0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="LOCKED" start="0x1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="DISABLED" start="0" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="DMA_RISING" start="0x1" description="ISF flag and DMA request on rising edge." />
        <Enum name="DMA_FALLING" start="0x2" description="ISF flag and DMA request on falling edge." />
        <Enum name="DMA_BOTH" start="0x3" description="ISF flag and DMA request on either edge." />
        <Enum name="INT_ZERO" start="0x8" description="ISF flag and Interrupt when logic 0." />
        <Enum name="INT_RISING" start="0x9" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="INT_FALLING" start="0xA" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="INT_BOTH" start="0xB" description="ISF flag and Interrupt on either edge." />
        <Enum name="INT_ONE" start="0xC" description="ISF flag and Interrupt when logic 1." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="GPWE_0" start="0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="GPWE_1" start="0x1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="NOT_DETECTED" start="0" description="Configured interrupt is not detected." />
        <Enum name="DETECTED" start="0x1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTE_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFE0" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="1" size="1" name="DFE1" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="DFE2" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="3" size="1" name="DFE3" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="4" size="1" name="DFE4" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="5" size="1" name="DFE5" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="6" size="1" name="DFE6" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="7" size="1" name="DFE7" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="8" size="1" name="DFE8" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="9" size="1" name="DFE9" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="10" size="1" name="DFE10" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="11" size="1" name="DFE11" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="12" size="1" name="DFE12" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="13" size="1" name="DFE13" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="14" size="1" name="DFE14" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="15" size="1" name="DFE15" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="16" size="1" name="DFE16" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="17" size="1" name="DFE17" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="18" size="1" name="DFE18" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="19" size="1" name="DFE19" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="20" size="1" name="DFE20" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="21" size="1" name="DFE21" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="22" size="1" name="DFE22" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="23" size="1" name="DFE23" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="24" size="1" name="DFE24" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="25" size="1" name="DFE25" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="26" size="1" name="DFE26" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="27" size="1" name="DFE27" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="28" size="1" name="DFE28" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="29" size="1" name="DFE29" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="30" size="1" name="DFE30" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="31" size="1" name="DFE31" description="Digital Filter Enable">
        <Enum name="DISABLED" start="0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero." />
        <Enum name="ENABLED" start="0x1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTE_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="BUS" start="0" description="Digital filters are clocked by the bus clock." />
        <Enum name="LPO" start="0x1" description="Digital filters are clocked by the LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTE_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40052000" description="Watchdog timer">
    <Register start="+0" size="4" name="WDOG_CS" access="Read/Write" description="Watchdog Control and Status Register" reset_value="0x2980" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STOP" description="Stop Enable">
        <Enum name="STOP_0" start="0" description="Watchdog disabled in chip stop mode." />
        <Enum name="STOP_1" start="0x1" description="Watchdog enabled in chip stop mode." />
      </BitField>
      <BitField start="1" size="1" name="WAIT" description="Wait Enable">
        <Enum name="WAIT_0" start="0" description="Watchdog disabled in chip wait mode." />
        <Enum name="WAIT_1" start="0x1" description="Watchdog enabled in chip wait mode." />
      </BitField>
      <BitField start="2" size="1" name="DBG" description="Debug Enable">
        <Enum name="DBG_0" start="0" description="Watchdog disabled in chip debug mode." />
        <Enum name="DBG_1" start="0x1" description="Watchdog enabled in chip debug mode." />
      </BitField>
      <BitField start="3" size="2" name="TST" description="Watchdog Test">
        <Enum name="TST_0" start="0" description="Watchdog test mode disabled." />
        <Enum name="TST_1" start="0x1" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." />
        <Enum name="TST_2" start="0x2" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." />
        <Enum name="TST_3" start="0x3" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." />
      </BitField>
      <BitField start="5" size="1" name="UPDATE" description="Allow updates">
        <Enum name="UPDATE_0" start="0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." />
        <Enum name="UPDATE_1" start="0x1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." />
      </BitField>
      <BitField start="6" size="1" name="INT" description="Watchdog Interrupt">
        <Enum name="INT_0" start="0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." />
        <Enum name="INT_1" start="0x1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." />
      </BitField>
      <BitField start="7" size="1" name="EN" description="Watchdog Enable">
        <Enum name="EN_0" start="0" description="Watchdog disabled." />
        <Enum name="EN_1" start="0x1" description="Watchdog enabled." />
      </BitField>
      <BitField start="8" size="2" name="CLK" description="Watchdog Clock">
        <Enum name="CLK_0" start="0" description="Bus clock" />
        <Enum name="CLK_1" start="0x1" description="LPO clock" />
        <Enum name="CLK_2" start="0x2" description="System oscillator clock (SOSC, from SCG)" />
        <Enum name="CLK_3" start="0x3" description="Slow internal reference clock (SIRC, from SCG)" />
      </BitField>
      <BitField start="10" size="1" name="RCS" description="Reconfiguration Success">
        <Enum name="RCS_0" start="0" description="Reconfiguring WDOG." />
        <Enum name="RCS_1" start="0x1" description="Reconfiguration is successful." />
      </BitField>
      <BitField start="11" size="1" name="ULK" description="Unlock status">
        <Enum name="ULK_0" start="0" description="WDOG is locked." />
        <Enum name="ULK_1" start="0x1" description="WDOG is unlocked." />
      </BitField>
      <BitField start="12" size="1" name="PRES" description="Watchdog prescaler">
        <Enum name="PRES_0" start="0" description="256 prescaler disabled." />
        <Enum name="PRES_1" start="0x1" description="256 prescaler enabled." />
      </BitField>
      <BitField start="13" size="1" name="CMD32EN" description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words">
        <Enum name="CMD32EN_0" start="0" description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." />
        <Enum name="CMD32EN_1" start="0x1" description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." />
      </BitField>
      <BitField start="14" size="1" name="FLG" description="Watchdog Interrupt Flag">
        <Enum name="FLG_0" start="0" description="No interrupt occurred." />
        <Enum name="FLG_1" start="0x1" description="An interrupt occurred." />
      </BitField>
      <BitField start="15" size="1" name="WIN" description="Watchdog Window">
        <Enum name="WIN_0" start="0" description="Window mode disabled." />
        <Enum name="WIN_1" start="0x1" description="Window mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="WDOG_CNT" access="Read/Write" description="Watchdog Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CNTLOW" description="Low byte of the Watchdog Counter" />
      <BitField start="8" size="8" name="CNTHIGH" description="High byte of the Watchdog Counter" />
    </Register>
    <Register start="+0x8" size="4" name="WDOG_TOVAL" access="Read/Write" description="Watchdog Timeout Value Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TOVALLOW" description="Low byte of the timeout value" />
      <BitField start="8" size="8" name="TOVALHIGH" description="High byte of the timeout value" />
    </Register>
    <Register start="+0xC" size="4" name="WDOG_WIN" access="Read/Write" description="Watchdog Window Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WINLOW" description="Low byte of Watchdog Window" />
      <BitField start="8" size="8" name="WINHIGH" description="High byte of Watchdog Window" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWT" start="0x40056000" description="Pulse Width Timer">
    <Register start="+0" size="1" name="PWT_CS" access="Read/Write" description="Pulse Width Timer Control and Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PWTOV" description="PWT Counter Overflow">
        <Enum name="PWTOV_0" start="0" description="PWT counter no overflow." />
        <Enum name="PWTOV_1" start="0x1" description="PWT counter runs from 0xFFFF to 0x0000." />
      </BitField>
      <BitField start="1" size="1" name="PWTRDY" description="PWT Pulse Width Valid">
        <Enum name="PWTRDY_0" start="0" description="PWT pulse width register(s) is not up-to-date." />
        <Enum name="PWTRDY_1" start="0x1" description="PWT pulse width register(s) has been updated." />
      </BitField>
      <BitField start="2" size="1" name="FCTLE" description="First counter load enable after enable">
        <Enum name="FCTLE_0" start="0" description="Do not load the first counter values to corresponding registers" />
        <Enum name="FCTLE_1" start="0x1" description="Load the first coutner value to corresponding registers depended by the PWTIN level" />
      </BitField>
      <BitField start="3" size="1" name="PWTSR" description="PWT Soft Reset">
        <Enum name="PWTSR_0" start="0" description="No action taken." />
        <Enum name="PWTSR_1" start="0x1" description="Writing 1 to this field will perform soft reset to PWT." />
      </BitField>
      <BitField start="4" size="1" name="POVIE" description="PWT Counter Overflow Interrupt Enable">
        <Enum name="POVIE_0" start="0" description="Disable PWT to generate interrupt when PWTOV is set." />
        <Enum name="POVIE_1" start="0x1" description="Enable PWT to generate interrupt when PWTOV is set." />
      </BitField>
      <BitField start="5" size="1" name="PRDYIE" description="PWT Pulse Width Data Ready Interrupt Enable">
        <Enum name="PRDYIE_0" start="0" description="Disable PWT to generate interrupt when PWTRDY is set." />
        <Enum name="PRDYIE_1" start="0x1" description="Enable PWT to generate interrupt when PWTRDY is set." />
      </BitField>
      <BitField start="6" size="1" name="PWTIE" description="PWT Module Interrupt Enable">
        <Enum name="PWTIE_0" start="0" description="Disables the PWT to generate interrupt." />
        <Enum name="PWTIE_1" start="0x1" description="Enables the PWT to generate interrupt." />
      </BitField>
      <BitField start="7" size="1" name="PWTEN" description="PWT Module Enable">
        <Enum name="PWTEN_0" start="0" description="The PWT is disabled." />
        <Enum name="PWTEN_1" start="0x1" description="The PWT is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PWT_CR" access="Read/Write" description="Pulse Width Timer Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="PRE" description="PWT Clock Prescaler (CLKPRE) Setting">
        <Enum name="PRE_0" start="0" description="Clock divided by 1." />
        <Enum name="PRE_1" start="0x1" description="Clock divided by 2." />
        <Enum name="PRE_2" start="0x2" description="Clock divided by 4." />
        <Enum name="PRE_3" start="0x3" description="Clock divided by 8." />
        <Enum name="PRE_4" start="0x4" description="Clock divided by 16." />
        <Enum name="PRE_5" start="0x5" description="Clock divided by 32." />
        <Enum name="PRE_6" start="0x6" description="Clock divided by 64." />
        <Enum name="PRE_7" start="0x7" description="Clock divided by 128." />
      </BitField>
      <BitField start="3" size="1" name="LVL" description="PWTIN Level when Overflows" />
      <BitField start="4" size="1" name="TGL" description="PWTIN states Toggled from last state">
        <Enum name="TGL_0" start="0" description="The selected PWTIN hasn't changed its original states from last time." />
        <Enum name="TGL_1" start="0x1" description="The selected PWTIN has toggled its states." />
      </BitField>
      <BitField start="5" size="2" name="PINSEL" description="PWT Pulse Inputs Selection">
        <Enum name="PINSEL_0" start="0" description="PWTIN[0] is enabled." />
        <Enum name="PINSEL_1" start="0x1" description="PWTIN[1] is enabled." />
        <Enum name="PINSEL_2" start="0x2" description="PWTIN[2] enabled." />
        <Enum name="PINSEL_3" start="0x3" description="PWTIN[3] enabled." />
      </BitField>
      <BitField start="7" size="1" name="PCLKS" description="PWT Clock Source Selection">
        <Enum name="PCLKS_0" start="0" description="BUS_CLK is selected as the clock source of PWT counter." />
        <Enum name="PCLKS_1" start="0x1" description="Alternative clock is selected as the clock source of PWT counter." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PWT_PPH" access="ReadOnly" description="Pulse Width Timer Positive Pulse Width Register: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PPWH" description="Positive Pulse Width[15:8]" />
    </Register>
    <Register start="+0x3" size="1" name="PWT_PPL" access="ReadOnly" description="Pulse Width Timer Positive Pulse Width Register: Loq" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PPWL" description="Positive Pulse Width[7:0]" />
    </Register>
    <Register start="+0x4" size="1" name="PWT_NPH" access="ReadOnly" description="Pulse Width Timer Negative Pulse Width Register: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="NPWH" description="Negative Pulse Width[15:8]" />
    </Register>
    <Register start="+0x5" size="1" name="PWT_NPL" access="ReadOnly" description="Pulse Width Timer Negative Pulse Width Register: Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="NPWL" description="Negative Pulse Width[7:0]" />
    </Register>
    <Register start="+0x6" size="1" name="PWT_CNTH" access="ReadOnly" description="Pulse Width Timer Counter Register: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PWTH" description="PWT counter[15:8]" />
    </Register>
    <Register start="+0x7" size="1" name="PWT_CNTL" access="ReadOnly" description="Pulse Width Timer Counter Register: Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PWTL" description="PWT counter[7:0]" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO" start="0x4005A000" description="Flexible I/O - universal I/O module for communication (UART, SPI, I2C, I2S) and PWM purposes.">
    <Register start="+0" size="4" name="FLEXIO_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented." />
        <Enum name="FEATURE_1" start="0x1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="FLEXIO_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x4080404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="FLEXIO_CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="FLEXEN_0" start="0" description="FlexIO module is disabled." />
        <Enum name="FLEXEN_1" start="0x1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="SWRST_0" start="0" description="Software reset is disabled" />
        <Enum name="SWRST_1" start="0x1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="FASTACC_0" start="0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="FASTACC_1" start="0x1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="FlexIO is disabled in debug modes." />
        <Enum name="DBGE_1" start="0x1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="DOZEN_0" start="0" description="FlexIO enabled in Doze modes." />
        <Enum name="DOZEN_1" start="0x1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FLEXIO_PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="FLEXIO_SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SSF" description="Shifter Status Flag">
        <Enum name="SSF_0" start="0" description="Status flag is clear" />
        <Enum name="SSF_1" start="0x1" description="Status flag is set" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FLEXIO_SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEF" description="Shifter Error Flags">
        <Enum name="SEF_0" start="0" description="Shifter Error Flag is clear" />
        <Enum name="SEF_1" start="0x1" description="Shifter Error Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FLEXIO_TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TSF" description="Timer Status Flags">
        <Enum name="TSF_0" start="0" description="Timer Status Flag is clear" />
        <Enum name="TSF_1" start="0x1" description="Timer Status Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FLEXIO_SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SSIE" description="Shifter Status Interrupt Enable">
        <Enum name="SSIE_0" start="0" description="Shifter Status Flag interrupt disabled" />
        <Enum name="SSIE_1" start="0x1" description="Shifter Status Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FLEXIO_SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEIE" description="Shifter Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Shifter Error Flag interrupt disabled" />
        <Enum name="SEIE_1" start="0x1" description="Shifter Error Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FLEXIO_TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TEIE" description="Timer Status Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Timer Status Flag interrupt is disabled" />
        <Enum name="TEIE_1" start="0x1" description="Timer Status Flag interrupt is enabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FLEXIO_SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SSDE" description="Shifter Status DMA Enable">
        <Enum name="SSDE_0" start="0" description="Shifter Status Flag DMA request is disabled" />
        <Enum name="SSDE_1" start="0x1" description="Shifter Status Flag DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x80+0" size="4" name="FLEXIO_SHIFTCTL0" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="2" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+4" size="4" name="FLEXIO_SHIFTCTL1" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="2" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+8" size="4" name="FLEXIO_SHIFTCTL2" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="2" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+12" size="4" name="FLEXIO_SHIFTCTL3" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="2" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100+0" size="4" name="FLEXIO_SHIFTCFG0" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="4" name="FLEXIO_SHIFTCFG1" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
    </Register>
    <Register start="+0x100+8" size="4" name="FLEXIO_SHIFTCFG2" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
    </Register>
    <Register start="+0x100+12" size="4" name="FLEXIO_SHIFTCFG3" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
    </Register>
    <Register start="+0x200+0" size="4" name="FLEXIO_SHIFTBUF0" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+4" size="4" name="FLEXIO_SHIFTBUF1" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+8" size="4" name="FLEXIO_SHIFTBUF2" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+12" size="4" name="FLEXIO_SHIFTBUF3" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+0" size="4" name="FLEXIO_SHIFTBUFBIS0" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+4" size="4" name="FLEXIO_SHIFTBUFBIS1" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+8" size="4" name="FLEXIO_SHIFTBUFBIS2" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+12" size="4" name="FLEXIO_SHIFTBUFBIS3" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+0" size="4" name="FLEXIO_SHIFTBUFBYS0" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+4" size="4" name="FLEXIO_SHIFTBUFBYS1" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+8" size="4" name="FLEXIO_SHIFTBUFBYS2" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+12" size="4" name="FLEXIO_SHIFTBUFBYS3" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+0" size="4" name="FLEXIO_SHIFTBUFBBS0" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+4" size="4" name="FLEXIO_SHIFTBUFBBS1" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+8" size="4" name="FLEXIO_SHIFTBUFBBS2" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+12" size="4" name="FLEXIO_SHIFTBUFBBS3" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400+0" size="4" name="FLEXIO_TIMCTL0" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+4" size="4" name="FLEXIO_TIMCTL1" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+8" size="4" name="FLEXIO_TIMCTL2" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+12" size="4" name="FLEXIO_TIMCTL3" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="3" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480+0" size="4" name="FLEXIO_TIMCFG0" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+4" size="4" name="FLEXIO_TIMCFG1" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+8" size="4" name="FLEXIO_TIMCFG2" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+12" size="4" name="FLEXIO_TIMCFG3" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500+0" size="4" name="FLEXIO_TIMCMP0" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+4" size="4" name="FLEXIO_TIMCMP1" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+8" size="4" name="FLEXIO_TIMCMP2" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+12" size="4" name="FLEXIO_TIMCMP3" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC32" start="0x40060000" description="RTC Oscillator">
    <Register start="+0" size="1" name="OSC32_CR" access="Read/Write" description="RTC Oscillator Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ROSCEREFS" description="RTC 32k Oscillator external reference clcok selection">
        <Enum name="EXTERNAL" start="0" description="Bypass mode. RTC oscillator selects the external 32k clock." />
        <Enum name="CRYSTAL" start="0x1" description="Crystal mode." />
      </BitField>
      <BitField start="5" size="1" name="ROSCSTB" description="RTC 32k Oscillator stable flag">
        <Enum name="STABLE" start="0" description="RTC 32k oscillator is unstable now and no clock will go out of the block." />
        <Enum name="UNSTABLE" start="0x1" description="RTC 32k oscillator is stable." />
      </BitField>
      <BitField start="6" size="1" name="ROSCSTPEN" description="RTC 32k Oscillator stop mode enable">
        <Enum name="DISABLE" start="0" description="Oscillator is disabled regardless the state of ROSCEN." />
        <Enum name="ENABLE" start="0x1" description="Oscillator is enabled in Stop mode when ROSCEN is set." />
      </BitField>
      <BitField start="7" size="1" name="ROSCEN" description="RTC 32k Oscillator enable">
        <Enum name="DISABLE" start="0" description="Oscillator is disabled." />
        <Enum name="ENABLE" start="0x1" description="Oscillator is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000" description="External Watchdog Monitor">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" />
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required" />
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required" />
    </Register>
    <Register start="+0x5" size="1" name="EWM_CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="Selected low power clock source for running the EWM counter can be prescaled as below" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX0" start="0x40062000" description="Trigger MUX Control">
    <Register start="+0" size="4" name="TRGMUX_DMAMUX0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TRGMUX_EXTOUT0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TRGMUX_EXTOUT1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TRGMUX_ADC0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TRGMUX_ADC1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TRGMUX_CMP0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="TRGMUX_CMP1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="TRGMUX_FTM0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="TRGMUX_FTM1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="TRGMUX_FTM2" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="TRGMUX_PDB0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="TRGMUX_FLEXIO" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="TRGMUX_LPIT0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="TRGMUX_LPUART0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="TRGMUX_LPUART1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="TRGMUX_LPI2C0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="TRGMUX_LPI2C1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="TRGMUX_LPSPI0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TRGMUX_LPSPI1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TRGMUX_LPTMR0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="TRGMUX_TSI" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TRGMUX_PWT" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX1" start="0x40063000" description="Trigger MUX Control">
    <Register start="+0" size="4" name="TRGMUX_CTRL0" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TRGMUX_CTRL1" access="Read/Write" description="TRGMUX Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select" />
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select" />
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select" />
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select" />
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="LK_0" start="0" description="Register can be written." />
        <Enum name="LK_1" start="0x1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCG" start="0x40064000" description="System Clock Generator">
    <Register start="+0" size="4" name="SCG_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VERSION" description="SCG Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="SCG_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0xF80000FE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLKPRES" description="Clock Present" />
      <BitField start="27" size="5" name="DIVPRES" description="Divider Present" />
    </Register>
    <Register start="+0x10" size="4" name="SCG_CSR" access="ReadOnly" description="Clock Status Register" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV1" start="0" description="Divide-by-1" />
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SOCS" start="0x1" description="System OSC (SOSC_CLK)" />
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="LPFLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SCG_RCCR" access="Read/Write" description="Run Clock Control Register" reset_value="0x3000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV1" start="0" description="Divide-by-1" />
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SOCS" start="0x1" description="System OSC (SOSC_CLK)" />
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="SCG_VCCR" access="Read/Write" description="VLPR Clock Control Register" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="DIV1" start="0" description="Divide-by-1" />
        <Enum name="DIV2" start="0x1" description="Divide-by-2" />
        <Enum name="DIV3" start="0x2" description="Divide-by-3" />
        <Enum name="DIV4" start="0x3" description="Divide-by-4" />
        <Enum name="DIV5" start="0x4" description="Divide-by-5" />
        <Enum name="DIV6" start="0x5" description="Divide-by-6" />
        <Enum name="DIV7" start="0x6" description="Divide-by-7" />
        <Enum name="DIV8" start="0x7" description="Divide-by-8" />
        <Enum name="DIV9" start="0x8" description="Divide-by-9" />
        <Enum name="DIV10" start="0x9" description="Divide-by-10" />
        <Enum name="DIV11" start="0xA" description="Divide-by-11" />
        <Enum name="DIV12" start="0xB" description="Divide-by-12" />
        <Enum name="DIV13" start="0xC" description="Divide-by-13" />
        <Enum name="DIV14" start="0xD" description="Divide-by-14" />
        <Enum name="DIV15" start="0xE" description="Divide-by-15" />
        <Enum name="DIV16" start="0xF" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="SOCS" start="0x1" description="System OSC (SOSC_CLK)" />
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="SCG_CLKOUTCNFG" access="Read/Write" description="SCG CLKOUT Configuration Register" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="CLKOUTSEL" description="SCG Clkout Select">
        <Enum name="SLOW" start="0" description="SCG SLOW Clock" />
        <Enum name="SOCS" start="0x1" description="System OSC (SOSC_CLK)" />
        <Enum name="SIRC" start="0x2" description="Slow IRC (SIRC_CLK)" />
        <Enum name="FIRC" start="0x3" description="Fast IRC (FIRC_CLK)" />
        <Enum name="LPFLL" start="0x5" description="Low Power FLL (LPFLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="SCG_SOSCCSR" access="Read/Write" description="System OSC Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOSCEN" description="System OSC Enable">
        <Enum name="DISABLED" start="0" description="System OSC is disabled" />
        <Enum name="ENABLED" start="0x1" description="System OSC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SOSCSTEN" description="System OSC Stop Enable">
        <Enum name="DISABLED" start="0" description="System OSC is disabled in Stop modes" />
        <Enum name="ENABLED" start="0x1" description="System OSC is enabled in Stop modes if SOSCEN=1." />
      </BitField>
      <BitField start="2" size="1" name="SOSCLPEN" description="System OSC Low Power Enable">
        <Enum name="DISABLED" start="0" description="System OSC is disabled in VLP modes" />
        <Enum name="ENABLED" start="0x1" description="System OSC is enabled in VLP modes" />
      </BitField>
      <BitField start="3" size="1" name="SOSCERCLKEN" description="System OSC 3V ERCLK Enable">
        <Enum name="DISABLED" start="0" description="System OSC 3V ERCLK output clock is disabled." />
        <Enum name="ENABLED" start="0x1" description="System OSC 3V ERCLK output clock is enabled when SYSOSC is enabled." />
      </BitField>
      <BitField start="16" size="1" name="SOSCCM" description="System OSC Clock Monitor">
        <Enum name="DISABLED" start="0" description="System OSC Clock Monitor is disabled" />
        <Enum name="ENABLED" start="0x1" description="System OSC Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="SOSCCMRE" description="System OSC Clock Monitor Reset Enable">
        <Enum name="IRQ" start="0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="RESET" start="0x1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITEABLE" start="0" description="This Control Status Register can be written." />
        <Enum name="PROTECTED" start="0x1" description="This Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SOSCVLD" description="System OSC Valid">
        <Enum name="INVALID" start="0" description="System OSC is not enabled or clock is not valid" />
        <Enum name="VALID" start="0x1" description="System OSC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SOSCSEL" description="System OSC Selected">
        <Enum name="NOT_SYSTEM" start="0" description="System OSC is not the system clock source" />
        <Enum name="SYSTEM" start="0x1" description="System OSC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="SOSCERR" description="System OSC Clock Error">
        <Enum name="NOT_ERROR" start="0" description="System OSC Clock Monitor is disabled or has not detected an error" />
        <Enum name="ERROR" start="0x1" description="System OSC Clock Monitor is enabled and detected an error" />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="SCG_SOSCDIV" access="Read/Write" description="System OSC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SOSCDIV1" description="System OSC Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SOSCDIV2" description="System OSC Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="SCG_SOSCCFG" access="Read/Write" description="System Oscillator Configuration Register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="EREFS" description="External Reference Select">
        <Enum name="ERC" start="0" description="External reference clock selected" />
        <Enum name="OSC" start="0x1" description="Internal crystal oscillator of OSC requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO" description="High Gain Oscillator Select">
        <Enum name="LOW_POWER" start="0" description="Configure crystal oscillator for low-power operation" />
        <Enum name="HIGH_GAIN" start="0x1" description="Configure crystal oscillator for high-gain operation" />
      </BitField>
      <BitField start="4" size="2" name="RANGE" description="System OSC Range Select">
        <Enum name="LOW" start="0x1" description="Low frequency range selected for the crystal oscillator of 32 kHz to 40 kHz." />
        <Enum name="MEDIUM" start="0x2" description="Medium frequency range selected for the crytstal oscillator of 1 Mhz to 8 Mhz." />
        <Enum name="HIGH" start="0x3" description="High frequency range selected for the crystal oscillator of 8 Mhz to 32 Mhz." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="SCG_SIRCCSR" access="Read/Write" description="Slow IRC Control Status Register" reset_value="0x1000005" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SIRCEN" description="Slow IRC Enable">
        <Enum name="DISABLED" start="0" description="Slow IRC is disabled" />
        <Enum name="ENABLED" start="0x1" description="Slow IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SIRCSTEN" description="Slow IRC Stop Enable">
        <Enum name="DISABLED" start="0" description="Slow IRC is disabled in supported Stop modes" />
        <Enum name="ENABLED" start="0x1" description="Slow IRC is enabled in supported Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="SIRCLPEN" description="Slow IRC Low Power Enable">
        <Enum name="DISABLED" start="0" description="Slow IRC is disabled in VLP modes" />
        <Enum name="ENABLED" start="0x1" description="Slow IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITEABLE" start="0" description="Control Status Register can be written." />
        <Enum name="PROTECTED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SIRCVLD" description="Slow IRC Valid">
        <Enum name="INVALID" start="0" description="Slow IRC is not enabled or clock is not valid" />
        <Enum name="VALID" start="0x1" description="Slow IRC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SIRCSEL" description="Slow IRC Selected">
        <Enum name="NOT_SYSTEM" start="0" description="Slow IRC is not the system clock source" />
        <Enum name="SYSTEM" start="0x1" description="Slow IRC is the system clock source" />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="SCG_SIRCDIV" access="Read/Write" description="Slow IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIRCDIV1" description="Slow IRC Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SIRCDIV2" description="Slow IRC Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x208" size="4" name="SCG_SIRCCFG" access="Read/Write" description="Slow IRC Configuration Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RANGE" description="Frequency Range">
        <Enum name="LOW" start="0" description="Slow IRC low range clock (2 MHz)" />
        <Enum name="HIGH" start="0x1" description="Slow IRC high range clock (8 MHz )" />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="SCG_FIRCCSR" access="Read/Write" description="Fast IRC Control Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FIRCEN" description="Fast IRC Enable">
        <Enum name="DISABLED" start="0" description="Fast IRC is disabled" />
        <Enum name="ENABLED" start="0x1" description="Fast IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="FIRCSTEN" description="Fast IRC Stop Enable">
        <Enum name="DISABLED" start="0" description="Fast IRC is disabled in Stop modes." />
        <Enum name="ENABLED" start="0x1" description="Fast IRC is enabled in Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="FIRCLPEN" description="Fast IRC Low Power Enable">
        <Enum name="DISABLED" start="0" description="Fast IRC is disabled in VLP modes" />
        <Enum name="ENABLED" start="0x1" description="Fast IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="3" size="1" name="FIRCREGOFF" description="Fast IRC Regulator Enable">
        <Enum name="DISABLED" start="0" description="Fast IRC Regulator is enabled." />
        <Enum name="ENABLED" start="0x1" description="Fast IRC Regulator is disabled." />
      </BitField>
      <BitField start="8" size="1" name="FIRCTREN" description="Fast IRC Trim Enable">
        <Enum name="DISABLE" start="0" description="Disable trimming Fast IRC to an external clock source" />
        <Enum name="ENABLE" start="0x1" description="Enable trimming Fast IRC to an external clock source" />
      </BitField>
      <BitField start="9" size="1" name="FIRCTRUP" description="Fast IRC Trim Update">
        <Enum name="DISABLE" start="0" description="Disable Fast IRC trimming updates" />
        <Enum name="ENABLE" start="0x1" description="Enable Fast IRC trimming updates" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITEABLE" start="0" description="Control Status Register can be written." />
        <Enum name="PROTECTED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="FIRCVLD" description="Fast IRC Valid status">
        <Enum name="INVALID" start="0" description="Fast IRC is not enabled or clock is not valid." />
        <Enum name="VALID" start="0x1" description="Fast IRC is enabled and output clock is valid. The clock is valid once there is an output clock from the FIRC analog." />
      </BitField>
      <BitField start="25" size="1" name="FIRCSEL" description="Fast IRC Selected status">
        <Enum name="NOT_SYSTEM" start="0" description="Fast IRC is not the system clock source" />
        <Enum name="SYSTEM" start="0x1" description="Fast IRC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="FIRCERR" description="Fast IRC Clock Error">
        <Enum name="NOT_ERROR" start="0" description="Error not detected with the Fast IRC trimming." />
        <Enum name="ERROR" start="0x1" description="Error detected with the Fast IRC trimming." />
      </BitField>
    </Register>
    <Register start="+0x304" size="4" name="SCG_FIRCDIV" access="Read/Write" description="Fast IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FIRCDIV1" description="Fast IRC Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="FIRCDIV2" description="Fast IRC Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x308" size="4" name="SCG_FIRCCFG" access="Read/Write" description="Fast IRC Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RANGE" description="Frequency Range">
        <Enum name="F48MHZ" start="0" description="Fast IRC is trimmed to 48 MHz" />
        <Enum name="F52MHZ" start="0x1" description="Fast IRC is trimmed to 52 MHz" />
        <Enum name="F56MHZ" start="0x2" description="Fast IRC is trimmed to 56 MHz" />
        <Enum name="F60MHZ" start="0x3" description="Fast IRC is trimmed to 60 MHz" />
      </BitField>
    </Register>
    <Register start="+0x30C" size="4" name="SCG_FIRCTCFG" access="Read/Write" description="Fast IRC Trim Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRIMSRC" description="Trim Source">
        <Enum name="SOCS" start="0x2" description="System OSC" />
      </BitField>
      <BitField start="8" size="3" name="TRIMDIV" description="Fast IRC Trim Predivide">
        <Enum name="DIV1" start="0" description="Divide by 1" />
        <Enum name="DIV128" start="0x1" description="Divide by 128" />
        <Enum name="DIV256" start="0x2" description="Divide by 256" />
        <Enum name="DIV512" start="0x3" description="Divide by 512" />
        <Enum name="DIV1024" start="0x4" description="Divide by 1024" />
        <Enum name="DIV2048" start="0x5" description="Divide by 2048" />
      </BitField>
    </Register>
    <Register start="+0x318" size="4" name="SCG_FIRCSTAT" access="Read/Write" description="Fast IRC Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TRIMFINE" description="Trim Fine Status" />
      <BitField start="8" size="6" name="TRIMCOAR" description="Trim Coarse" />
    </Register>
    <Register start="+0x500" size="4" name="SCG_LPFLLCSR" access="Read/Write" description="Low Power FLL Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPFLLEN" description="LPFLL Enable">
        <Enum name="DISABLED" start="0" description="LPFLL is disabled" />
        <Enum name="ENABLED" start="0x1" description="LPFLL is enabled" />
      </BitField>
      <BitField start="8" size="1" name="LPFLLTREN" description="LPFLL Trim Enable">
        <Enum name="DISABLED" start="0" description="Disable trimming LPFLL to an reference clock source" />
        <Enum name="ENABLED" start="0x1" description="Enable trimming LPFLL to an reference clock source" />
      </BitField>
      <BitField start="9" size="1" name="LPFLLTRUP" description="LPFLL Trim Update">
        <Enum name="DISABLED" start="0" description="Disable LPFLL trimming updates. LPFLL frequency determined by AUTOTRIM written value." />
        <Enum name="ENABLED" start="0x1" description="Enable LPFLL trimming updates. LPFLL frequency determined by reference clock multiplication" />
      </BitField>
      <BitField start="10" size="1" name="LPFLLTRMLOCK" description="LPFLL Trim LOCK">
        <Enum name="UNLOCKED" start="0" description="LPFLL not Locked" />
        <Enum name="LOCKED" start="0x1" description="LPFLL trimmed and Locked" />
      </BitField>
      <BitField start="16" size="1" name="LPFLLCM" description="LPFLL Clock Monitor">
        <Enum name="LPFLLCM_0" start="0" description="LPFLL Clock Monitor is disabled" />
        <Enum name="LPFLLCM_1" start="0x1" description="LPFLL Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="LPFLLCMRE" description="LPFLL Clock Monitor Reset Enable">
        <Enum name="LPFLLCMRE_0" start="0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="LPFLLCMRE_1" start="0x1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="WRITTEN" start="0" description="Control Status Register can be written." />
        <Enum name="PROTECTED" start="0x1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="LPFLLVLD" description="LPFLL Valid">
        <Enum name="LPFLLVLD_0" start="0" description="LPFLL is not enabled or clock is not valid." />
        <Enum name="LPFLLVLD_1" start="0x1" description="LPFLL is enabled and output clock is valid." />
      </BitField>
      <BitField start="25" size="1" name="LPFLLSEL" description="LPFLL Selected">
        <Enum name="NOT_SYSTEM" start="0" description="LPFLL is not the system clock source" />
        <Enum name="SYSTEM" start="0x1" description="LPFLL is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="LPFLLERR" description="LPFLL Clock Error">
        <Enum name="NOT_ERROR" start="0" description="Error not detected with the LPFLL trimming." />
        <Enum name="ERROR" start="0x1" description="Error detected with the LPFLL trimming." />
      </BitField>
    </Register>
    <Register start="+0x504" size="4" name="SCG_LPFLLDIV" access="Read/Write" description="Low Power FLL Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPFLLDIV1" description="LPFLL Clock Divide 1">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="LPFLLDIV2" description="LPFLL Clock Divide 2">
        <Enum name="DISABLED" start="0" description="Output disabled" />
        <Enum name="DIV1" start="0x1" description="Divide by 1" />
        <Enum name="DIV2" start="0x2" description="Divide by 2" />
        <Enum name="DIV4" start="0x3" description="Divide by 4" />
        <Enum name="DIV8" start="0x4" description="Divide by 8" />
        <Enum name="DIV16" start="0x5" description="Divide by 16" />
        <Enum name="DIV32" start="0x6" description="Divide by 32" />
        <Enum name="DIV64" start="0x7" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x508" size="4" name="SCG_LPFLLCFG" access="Read/Write" description="Low Power FLL Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSEL" description="Frequency Select">
        <Enum name="F48MHZ" start="0" description="LPFLL is trimmed to 48 MHz" />
        <Enum name="F72MHZ" start="0x1" description="LPFLL is trimmed to 72 MHz" />
      </BitField>
    </Register>
    <Register start="+0x50C" size="4" name="SCG_LPFLLTCFG" access="Read/Write" description="Low Power FLL Trim Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRIMSRC" description="Trim Source">
        <Enum name="SIRC" start="0" description="SIRC" />
        <Enum name="FIRC" start="0x1" description="FIRC" />
        <Enum name="SOCS" start="0x2" description="System OSC" />
        <Enum name="RTCOSC" start="0x3" description="RTC OSC" />
      </BitField>
      <BitField start="8" size="5" name="TRIMDIV" description="LPFLL Trim Predivide" />
      <BitField start="16" size="1" name="LOCKW2LSB" description="Lock LPFLL with 2 LSBS">
        <Enum name="LOCKW2LSB_0" start="0" description="LPFLL locks within 1LSB (0.4%)" />
        <Enum name="LOCKW2LSB_1" start="0x1" description="LPFLL locks within 2LSB (0.8%)" />
      </BitField>
    </Register>
    <Register start="+0x514" size="4" name="SCG_LPFLLSTAT" access="Read/Write" description="Low Power FLL Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AUTOTRIM" description="Auto Tune Trim Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC" start="0x40065000" description="PCC">
    <Register start="+0x20" size="4" name="PCC_DMA0" access="Read/Write" description="PCC Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PCC_FLASH" access="Read/Write" description="PCC Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PCC_DMAMUX0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="PCC_ADC1" access="Read/Write" description="PCC Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB0" size="4" name="PCC_LPSPI0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="PCC_LPSPI1" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PCC_CRC" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD8" size="4" name="PCC_PDB0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xDC" size="4" name="PCC_LPIT0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PCC_FLEXTMR0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE4" size="4" name="PCC_FLEXTMR1" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE8" size="4" name="PCC_FLEXTMR2" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xEC" size="4" name="PCC_ADC0" access="Read/Write" description="PCC Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="PCC_RTC" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="PCC_LPTMR0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="PCC_TSI" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="PCC_PORTA" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="PCC_PORTB" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x12C" size="4" name="PCC_PORTC" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="PCC_PORTD" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x134" size="4" name="PCC_PORTE" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x158" size="4" name="PCC_PWT" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="PCC_FLEXIO" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x180" size="4" name="PCC_OSC32" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x184" size="4" name="PCC_EWM" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x198" size="4" name="PCC_LPI2C0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x19C" size="4" name="PCC_LPI2C1" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1A8" size="4" name="PCC_LPUART0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1AC" size="4" name="PCC_LPUART1" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1B0" size="4" name="PCC_LPUART2" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="PCS_0" start="0" description="Clock is off (or test clock is enabled)." />
        <Enum name="PCS_1" start="0x1" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="PCS_2" start="0x2" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="PCS_3" start="0x3" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="PCS_6" start="0x6" description="SCGPCLK System PLL clock(scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1CC" size="4" name="PCC_CMP0" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1D0" size="4" name="PCC_CMP1" access="Read/Write" description="PCC Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="INUSE_0" start="0" description="Peripheral is not being used." />
        <Enum name="INUSE_1" start="0x1" description="Peripheral is being used. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Control">
        <Enum name="CGC_0" start="0" description="Clock disabled" />
        <Enum name="CGC_1" start="0x1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="PR_0" start="0" description="Peripheral is not present." />
        <Enum name="PR_1" start="0x1" description="Peripheral is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C0" start="0x40066000" description="Low power I2C">
    <Register start="+0" size="4" name="LPI2C0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only with standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave with standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPI2C0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPI2C0_MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled." />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode." />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPI2C0_MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition." />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition." />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK not detected." />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected." />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration." />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration." />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error." />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without START condition." />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled." />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred." />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data." />
        <Enum name="DMF_1" start="0x1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle." />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle." />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPI2C0_MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Interrupt disabled." />
        <Enum name="EPIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="NDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Interrupt disabled." />
        <Enum name="ALIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Interrupt disabled." />
        <Enum name="PLTIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Interrupt disabled." />
        <Enum name="DMIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPI2C0_MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPI2C0_MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled." />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low." />
        <Enum name="HRPOL_1" start="0x1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin LPI2C_HREQ." />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled." />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the RMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPI2C0_MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1." />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2." />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4." />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8." />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16." />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32." />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64." />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128." />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect." />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally." />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it was an ACK." />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match disabled." />
        <Enum name="MATCFG_2" start="0x2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_3" start="0x3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_4" start="0x4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="MATCFG_5" start="0x5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." />
        <Enum name="MATCFG_6" start="0x6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." />
        <Enum name="MATCFG_7" start="0x7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="LPI2C configured for 2-pin open drain mode." />
        <Enum name="PINCFG_1" start="0x1" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." />
        <Enum name="PINCFG_2" start="0x2" description="LPI2C configured for 2-pin push-pull mode." />
        <Enum name="PINCFG_3" start="0x3" description="LPI2C configured for 4-pin push-pull mode." />
        <Enum name="PINCFG_4" start="0x4" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." />
        <Enum name="PINCFG_5" start="0x5" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." />
        <Enum name="PINCFG_6" start="0x6" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." />
        <Enum name="PINCFG_7" start="0x7" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPI2C0_MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="LPI2C0_MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="LPI2C0_MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="LPI2C0_MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="LPI2C0_MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPI2C0_MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPI2C0_MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPI2C0_MTDR" access="WriteOnly" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]." />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes." />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition." />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes." />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]." />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="LPI2C0_MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LPI2C0_SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="Slave mode is disabled." />
        <Enum name="SEN_1" start="0x1" description="Slave mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Slave logic is reset." />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode." />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode." />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode." />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="LPI2C0_SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid." />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid." />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required." />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required." />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition." />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition." />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error." />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error." />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow not detected." />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow detected." />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received ADDR0 matching address." />
        <Enum name="AM0F_1" start="0x1" description="Have received ADDR0 matching address." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." />
        <Enum name="AM1F_1" start="0x1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or General Call Address disabled." />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address." />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response disabled or not detected." />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response enabled and detected." />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle." />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle." />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="LPI2C0_SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Interrupt disabled." />
        <Enum name="AVIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TAIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RSIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="BEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Interrupt enabled." />
        <Enum name="AM0IE_1" start="0x1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Interrupt disabled." />
        <Enum name="AM1F_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="GCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SARIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="LPI2C0_SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request disabled." />
        <Enum name="AVDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="LPI2C0_SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled." />
        <Enum name="GCEN_1" start="0x1" description="General call address is enabled." />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert." />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert." />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the transmit data register is empty." />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the receive data register will return receive data and clear the receive data flag." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK detected." />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected." />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of Hs-mode master code." />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of Hs-mode master code." />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)." />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)." />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)." />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)." />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="LPI2C0_SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="LPI2C0_SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="LPI2C0_SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="RADDR is valid." />
        <Enum name="ANV_1" start="0x1" description="RADDR is not valid." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="LPI2C0_STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Transmit ACK for received word." />
        <Enum name="TXNACK_1" start="0x1" description="Transmit NACK for received word." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="LPI2C0_STDR" access="WriteOnly" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="LPI2C0_SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty." />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C1" start="0x40067000" description="Low power I2C">
    <Register start="+0" size="4" name="LPI2C1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only with standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave with standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPI2C1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPI2C1_MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled." />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode." />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPI2C1_MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition." />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition." />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK not detected." />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected." />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration." />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration." />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error." />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without START condition." />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled." />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred." />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data." />
        <Enum name="DMF_1" start="0x1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle." />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle." />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPI2C1_MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Interrupt disabled." />
        <Enum name="EPIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="NDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Interrupt disabled." />
        <Enum name="ALIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Interrupt disabled." />
        <Enum name="PLTIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Interrupt disabled." />
        <Enum name="DMIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPI2C1_MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPI2C1_MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled." />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low." />
        <Enum name="HRPOL_1" start="0x1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin LPI2C_HREQ." />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled." />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the RMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPI2C1_MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1." />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2." />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4." />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8." />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16." />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32." />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64." />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128." />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect." />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally." />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it was an ACK." />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match disabled." />
        <Enum name="MATCFG_2" start="0x2" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_3" start="0x3" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="MATCFG_4" start="0x4" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="MATCFG_5" start="0x5" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." />
        <Enum name="MATCFG_6" start="0x6" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." />
        <Enum name="MATCFG_7" start="0x7" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="LPI2C configured for 2-pin open drain mode." />
        <Enum name="PINCFG_1" start="0x1" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." />
        <Enum name="PINCFG_2" start="0x2" description="LPI2C configured for 2-pin push-pull mode." />
        <Enum name="PINCFG_3" start="0x3" description="LPI2C configured for 4-pin push-pull mode." />
        <Enum name="PINCFG_4" start="0x4" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." />
        <Enum name="PINCFG_5" start="0x5" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." />
        <Enum name="PINCFG_6" start="0x6" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." />
        <Enum name="PINCFG_7" start="0x7" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPI2C1_MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="LPI2C1_MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="LPI2C1_MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="LPI2C1_MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="LPI2C1_MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPI2C1_MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPI2C1_MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPI2C1_MTDR" access="WriteOnly" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]." />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes." />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition." />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes." />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]." />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="LPI2C1_MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LPI2C1_SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="Slave mode is disabled." />
        <Enum name="SEN_1" start="0x1" description="Slave mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave logic is not reset." />
        <Enum name="RST_1" start="0x1" description="Slave logic is reset." />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode." />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode." />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode." />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect." />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect." />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="LPI2C1_SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested." />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready." />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready." />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid." />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid." />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required." />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required." />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition." />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition." />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error." />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error." />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow not detected." />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow detected." />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received ADDR0 matching address." />
        <Enum name="AM0F_1" start="0x1" description="Have received ADDR0 matching address." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." />
        <Enum name="AM1F_1" start="0x1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or General Call Address disabled." />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address." />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response disabled or not detected." />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response enabled and detected." />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle." />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle." />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="LPI2C1_SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TDIE_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Interrupt disabled." />
        <Enum name="AVIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled." />
        <Enum name="TAIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Interrupt disabled." />
        <Enum name="RSIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SDIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="BEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Interrupt disabled." />
        <Enum name="FEIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Interrupt enabled." />
        <Enum name="AM0IE_1" start="0x1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Interrupt disabled." />
        <Enum name="AM1F_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Interrupt disabled." />
        <Enum name="GCIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Interrupt disabled." />
        <Enum name="SARIE_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="LPI2C1_SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request disabled." />
        <Enum name="TDDE_1" start="0x1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request disabled." />
        <Enum name="RDDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request disabled." />
        <Enum name="AVDE_1" start="0x1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="LPI2C1_SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching disabled." />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled." />
        <Enum name="GCEN_1" start="0x1" description="General call address is enabled." />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert." />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert." />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the transmit data register is empty." />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the receive data register will return receive data and clear the receive data flag." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK detected." />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected." />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of Hs-mode master code." />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of Hs-mode master code." />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)." />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)." />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)." />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)." />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="LPI2C1_SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="LPI2C1_SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="LPI2C1_SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="RADDR is valid." />
        <Enum name="ANV_1" start="0x1" description="RADDR is not valid." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="LPI2C1_STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Transmit ACK for received word." />
        <Enum name="TXNACK_1" start="0x1" description="Transmit NACK for received word." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="LPI2C1_STDR" access="WriteOnly" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="LPI2C1_SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty." />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty." />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x4006A000" description="Low Power Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="no description available" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="no description available" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x4006B000" description="Low Power Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="no description available" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="no description available" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x4006C000" description="Low Power Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="no description available" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="no description available" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000" description="Comparator">
    <Register start="+0" size="4" name="CMP0_C0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level">
        <Enum name="HYSTCTR_0" start="0" description="The hard block output has level 0 hysteresis internally." />
        <Enum name="HYSTCTR_1" start="0x1" description="The hard block output has level 1 hysteresis internally." />
        <Enum name="HYSTCTR_2" start="0x2" description="The hard block output has level 2 hysteresis internally." />
        <Enum name="HYSTCTR_3" start="0x3" description="The hard block output has level 3 hysteresis internally." />
      </BitField>
      <BitField start="2" size="1" name="OFFSET" description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level">
        <Enum name="OFFSET_0" start="0" description="The comparator hard block output has level 0 offset internally." />
        <Enum name="OFFSET_1" start="0x1" description="The comparator hard block output has level 1 offset internally." />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="FILTER_CNT_0" start="0" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA." />
        <Enum name="FILTER_CNT_1" start="0x1" description="1 consecutive sample must agree (comparator output is simply sampled)." />
        <Enum name="FILTER_CNT_2" start="0x2" description="2 consecutive samples must agree." />
        <Enum name="FILTER_CNT_3" start="0x3" description="3 consecutive samples must agree." />
        <Enum name="FILTER_CNT_4" start="0x4" description="4 consecutive samples must agree." />
        <Enum name="FILTER_CNT_5" start="0x5" description="5 consecutive samples must agree." />
        <Enum name="FILTER_CNT_6" start="0x6" description="6 consecutive samples must agree." />
        <Enum name="FILTER_CNT_7" start="0x7" description="7 consecutive samples must agree." />
      </BitField>
      <BitField start="8" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="EN_0" start="0" description="Analog Comparator is disabled." />
        <Enum name="EN_1" start="0x1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="9" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="OPE_0" start="0" description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." />
        <Enum name="OPE_1" start="0x1" description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin." />
      </BitField>
      <BitField start="10" size="1" name="COS" description="Comparator Output Select">
        <Enum name="COS_0" start="0" description="Set CMPO to equal COUT (filtered comparator output)." />
        <Enum name="COS_1" start="0x1" description="Set CMPO to equal COUTA (unfiltered comparator output)." />
      </BitField>
      <BitField start="11" size="1" name="INVT" description="Comparator invert">
        <Enum name="INVT_0" start="0" description="Does not invert the comparator output." />
        <Enum name="INVT_1" start="0x1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="12" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="PMODE_0" start="0" description="Low Speed (LS) comparison mode is selected." />
        <Enum name="PMODE_1" start="0x1" description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode." />
      </BitField>
      <BitField start="14" size="1" name="WE" description="Windowing Enable">
        <Enum name="WE_0" start="0" description="Windowing mode is not selected." />
        <Enum name="WE_1" start="0x1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="15" size="1" name="SE" description="Sample Enable">
        <Enum name="SE_0" start="0" description="Sampling mode is not selected." />
        <Enum name="SE_1" start="0x1" description="Sampling mode is selected." />
      </BitField>
      <BitField start="16" size="8" name="FPR" description="Filter Sample Period" />
      <BitField start="24" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="25" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="CFF_0" start="0" description="A falling edge has not been detected on COUT." />
        <Enum name="CFF_1" start="0x1" description="A falling edge on COUT has occurred." />
      </BitField>
      <BitField start="26" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="CFR_0" start="0" description="A rising edge has not been detected on COUT." />
        <Enum name="CFR_1" start="0x1" description="A rising edge on COUT has occurred." />
      </BitField>
      <BitField start="27" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="IEF_0" start="0" description="Interrupt is disabled." />
        <Enum name="IEF_1" start="0x1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="28" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="IER_0" start="0" description="Interrupt is disabled." />
        <Enum name="IER_1" start="0x1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="30" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA is disabled." />
        <Enum name="DMAEN_1" start="0x1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CMP0_C1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="8" size="3" name="MSEL" description="Minus Input MUX Control">
        <Enum name="MSEL_0" start="0" description="IN0" />
        <Enum name="MSEL_1" start="0x1" description="IN1" />
        <Enum name="MSEL_2" start="0x2" description="IN2" />
        <Enum name="MSEL_3" start="0x3" description="IN3" />
        <Enum name="MSEL_4" start="0x4" description="IN4" />
        <Enum name="MSEL_5" start="0x5" description="IN5" />
        <Enum name="MSEL_6" start="0x6" description="IN6" />
        <Enum name="MSEL_7" start="0x7" description="IN7" />
      </BitField>
      <BitField start="11" size="3" name="PSEL" description="Plus Input MUX Control">
        <Enum name="PSEL_0" start="0" description="IN0" />
        <Enum name="PSEL_1" start="0x1" description="IN1" />
        <Enum name="PSEL_2" start="0x2" description="IN2" />
        <Enum name="PSEL_3" start="0x3" description="IN3" />
        <Enum name="PSEL_4" start="0x4" description="IN4" />
        <Enum name="PSEL_5" start="0x5" description="IN5" />
        <Enum name="PSEL_6" start="0x6" description="IN6" />
        <Enum name="PSEL_7" start="0x7" description="IN7" />
      </BitField>
      <BitField start="14" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="VRSEL_0" start="0" description="Vin1 is selected as resistor ladder network supply reference Vin." />
        <Enum name="VRSEL_1" start="0x1" description="Vin2 is selected as resistor ladder network supply reference Vin." />
      </BitField>
      <BitField start="15" size="1" name="DACEN" description="DAC Enable">
        <Enum name="DACEN_0" start="0" description="DAC is disabled." />
        <Enum name="DACEN_1" start="0x1" description="DAC is enabled." />
      </BitField>
      <BitField start="16" size="1" name="CHN0" description="Channel 0 input enable" />
      <BitField start="17" size="1" name="CHN1" description="Channel 1 input enable" />
      <BitField start="18" size="1" name="CHN2" description="Channel 2 input enable" />
      <BitField start="19" size="1" name="CHN3" description="Channel 3 input enable" />
      <BitField start="20" size="1" name="CHN4" description="Channel 4 input enable" />
      <BitField start="21" size="1" name="CHN5" description="Channel 5 input enable" />
      <BitField start="22" size="1" name="CHN6" description="Channel 6 input enable" />
      <BitField start="23" size="1" name="CHN7" description="Channel 7 input enable" />
      <BitField start="24" size="2" name="INNSEL" description="Selection of the input to the negative port of the comparator">
        <Enum name="INNSEL_0" start="0" description="IN0, from the 8-bit DAC output" />
        <Enum name="INNSEL_1" start="0x1" description="IN1, from the analog 8-1 mux" />
      </BitField>
      <BitField start="27" size="2" name="INPSEL" description="Selection of the input to the positive port of the comparator">
        <Enum name="INPSEL_0" start="0" description="IN0, from the 8-bit DAC output" />
        <Enum name="INPSEL_1" start="0x1" description="IN1, from the analog 8-1 mux" />
      </BitField>
      <BitField start="29" size="1" name="DACOE" description="DAC output Enable">
        <Enum name="DACOE_0" start="0" description="DAC output is disabled to go outside." />
        <Enum name="DACOE_1" start="0x1" description="DAC output is enabled to go outside." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMP0_C2" access="Read/Write" description="CMP Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ACOn" description="The result of the input comparison for channel n" />
      <BitField start="8" size="6" name="INITMOD" description="Comparator and DAC initialization delay modulus.">
        <Enum name="INITMOD_0" start="0" description="The modulus is set to 64(same with 111111)." />
      </BitField>
      <BitField start="14" size="2" name="NSAM" description="Number of sample clocks">
        <Enum name="NSAM_0" start="0" description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock." />
        <Enum name="NSAM_1" start="0x1" description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock." />
        <Enum name="NSAM_2" start="0x2" description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock." />
        <Enum name="NSAM_3" start="0x3" description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock." />
      </BitField>
      <BitField start="16" size="1" name="CH0F" description="Channel 0 input changed flag" />
      <BitField start="17" size="1" name="CH1F" description="Channel 1 input changed flag" />
      <BitField start="18" size="1" name="CH2F" description="Channel 2 input changed flag" />
      <BitField start="19" size="1" name="CH3F" description="Channel 3 input changed flag" />
      <BitField start="20" size="1" name="CH4F" description="Channel 4 input changed flag" />
      <BitField start="21" size="1" name="CH5F" description="Channel 5 input changed flag" />
      <BitField start="22" size="1" name="CH6F" description="Channel 6 input changed flag" />
      <BitField start="23" size="1" name="CH7F" description="Channel 7 input changed flag" />
      <BitField start="25" size="3" name="FXMXCH" description="Fixed channel selection">
        <Enum name="FXMXCH_0" start="0" description="Channel 0 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_1" start="0x1" description="Channel 1 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_2" start="0x2" description="Channel 2 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_3" start="0x3" description="Channel 3 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_4" start="0x4" description="Channel 4 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_5" start="0x5" description="Channel 5 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_6" start="0x6" description="Channel 6 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_7" start="0x7" description="Channel 7 is selected as the fixed reference input for the fixed mux port." />
      </BitField>
      <BitField start="29" size="1" name="FXMP" description="Fixed MUX Port">
        <Enum name="FXMP_0" start="0" description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round." />
        <Enum name="FXMP_1" start="0x1" description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round." />
      </BitField>
      <BitField start="30" size="1" name="RRIE" description="Round-Robin interrupt enable">
        <Enum name="RRIE_0" start="0" description="The round-robin interrupt is disabled." />
        <Enum name="RRIE_1" start="0x1" description="The round-robin interrupt is enabled when a comparison result changes from the last sample." />
      </BitField>
      <BitField start="31" size="1" name="RRE" description="Round-Robin Enable">
        <Enum name="RRE_0" start="0" description="Round-robin operation is disabled." />
        <Enum name="RRE_1" start="0x1" description="Round-robin operation is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40074000" description="Comparator">
    <Register start="+0" size="4" name="CMP1_C0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control. See chip data sheet to get the actual hystersis value with each level">
        <Enum name="HYSTCTR_0" start="0" description="The hard block output has level 0 hysteresis internally." />
        <Enum name="HYSTCTR_1" start="0x1" description="The hard block output has level 1 hysteresis internally." />
        <Enum name="HYSTCTR_2" start="0x2" description="The hard block output has level 2 hysteresis internally." />
        <Enum name="HYSTCTR_3" start="0x3" description="The hard block output has level 3 hysteresis internally." />
      </BitField>
      <BitField start="2" size="1" name="OFFSET" description="Comparator hard block offset control. See chip data sheet to get the actual offset value with each level">
        <Enum name="OFFSET_0" start="0" description="The comparator hard block output has level 0 offset internally." />
        <Enum name="OFFSET_1" start="0x1" description="The comparator hard block output has level 1 offset internally." />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="FILTER_CNT_0" start="0" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA." />
        <Enum name="FILTER_CNT_1" start="0x1" description="1 consecutive sample must agree (comparator output is simply sampled)." />
        <Enum name="FILTER_CNT_2" start="0x2" description="2 consecutive samples must agree." />
        <Enum name="FILTER_CNT_3" start="0x3" description="3 consecutive samples must agree." />
        <Enum name="FILTER_CNT_4" start="0x4" description="4 consecutive samples must agree." />
        <Enum name="FILTER_CNT_5" start="0x5" description="5 consecutive samples must agree." />
        <Enum name="FILTER_CNT_6" start="0x6" description="6 consecutive samples must agree." />
        <Enum name="FILTER_CNT_7" start="0x7" description="7 consecutive samples must agree." />
      </BitField>
      <BitField start="8" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="EN_0" start="0" description="Analog Comparator is disabled." />
        <Enum name="EN_1" start="0x1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="9" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="OPE_0" start="0" description="When OPE is 0, the comparator output (after window/filter settings dependent on software configuration) is not available to a packaged pin." />
        <Enum name="OPE_1" start="0x1" description="When OPE is 1, and if the software has configured the comparator to own a packaged pin, the comparator is available in a packaged pin." />
      </BitField>
      <BitField start="10" size="1" name="COS" description="Comparator Output Select">
        <Enum name="COS_0" start="0" description="Set CMPO to equal COUT (filtered comparator output)." />
        <Enum name="COS_1" start="0x1" description="Set CMPO to equal COUTA (unfiltered comparator output)." />
      </BitField>
      <BitField start="11" size="1" name="INVT" description="Comparator invert">
        <Enum name="INVT_0" start="0" description="Does not invert the comparator output." />
        <Enum name="INVT_1" start="0x1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="12" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="PMODE_0" start="0" description="Low Speed (LS) comparison mode is selected." />
        <Enum name="PMODE_1" start="0x1" description="High Speed (HS) comparison mode is selected, in VLPx mode, or Stop mode switched to Low Speed (LS) mode." />
      </BitField>
      <BitField start="14" size="1" name="WE" description="Windowing Enable">
        <Enum name="WE_0" start="0" description="Windowing mode is not selected." />
        <Enum name="WE_1" start="0x1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="15" size="1" name="SE" description="Sample Enable">
        <Enum name="SE_0" start="0" description="Sampling mode is not selected." />
        <Enum name="SE_1" start="0x1" description="Sampling mode is selected." />
      </BitField>
      <BitField start="16" size="8" name="FPR" description="Filter Sample Period" />
      <BitField start="24" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="25" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="CFF_0" start="0" description="A falling edge has not been detected on COUT." />
        <Enum name="CFF_1" start="0x1" description="A falling edge on COUT has occurred." />
      </BitField>
      <BitField start="26" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="CFR_0" start="0" description="A rising edge has not been detected on COUT." />
        <Enum name="CFR_1" start="0x1" description="A rising edge on COUT has occurred." />
      </BitField>
      <BitField start="27" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="IEF_0" start="0" description="Interrupt is disabled." />
        <Enum name="IEF_1" start="0x1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="28" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="IER_0" start="0" description="Interrupt is disabled." />
        <Enum name="IER_1" start="0x1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="30" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA is disabled." />
        <Enum name="DMAEN_1" start="0x1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CMP1_C1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="8" size="3" name="MSEL" description="Minus Input MUX Control">
        <Enum name="MSEL_0" start="0" description="IN0" />
        <Enum name="MSEL_1" start="0x1" description="IN1" />
        <Enum name="MSEL_2" start="0x2" description="IN2" />
        <Enum name="MSEL_3" start="0x3" description="IN3" />
        <Enum name="MSEL_4" start="0x4" description="IN4" />
        <Enum name="MSEL_5" start="0x5" description="IN5" />
        <Enum name="MSEL_6" start="0x6" description="IN6" />
        <Enum name="MSEL_7" start="0x7" description="IN7" />
      </BitField>
      <BitField start="11" size="3" name="PSEL" description="Plus Input MUX Control">
        <Enum name="PSEL_0" start="0" description="IN0" />
        <Enum name="PSEL_1" start="0x1" description="IN1" />
        <Enum name="PSEL_2" start="0x2" description="IN2" />
        <Enum name="PSEL_3" start="0x3" description="IN3" />
        <Enum name="PSEL_4" start="0x4" description="IN4" />
        <Enum name="PSEL_5" start="0x5" description="IN5" />
        <Enum name="PSEL_6" start="0x6" description="IN6" />
        <Enum name="PSEL_7" start="0x7" description="IN7" />
      </BitField>
      <BitField start="14" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="VRSEL_0" start="0" description="Vin1 is selected as resistor ladder network supply reference Vin." />
        <Enum name="VRSEL_1" start="0x1" description="Vin2 is selected as resistor ladder network supply reference Vin." />
      </BitField>
      <BitField start="15" size="1" name="DACEN" description="DAC Enable">
        <Enum name="DACEN_0" start="0" description="DAC is disabled." />
        <Enum name="DACEN_1" start="0x1" description="DAC is enabled." />
      </BitField>
      <BitField start="16" size="1" name="CHN0" description="Channel 0 input enable" />
      <BitField start="17" size="1" name="CHN1" description="Channel 1 input enable" />
      <BitField start="18" size="1" name="CHN2" description="Channel 2 input enable" />
      <BitField start="19" size="1" name="CHN3" description="Channel 3 input enable" />
      <BitField start="20" size="1" name="CHN4" description="Channel 4 input enable" />
      <BitField start="21" size="1" name="CHN5" description="Channel 5 input enable" />
      <BitField start="22" size="1" name="CHN6" description="Channel 6 input enable" />
      <BitField start="23" size="1" name="CHN7" description="Channel 7 input enable" />
      <BitField start="24" size="2" name="INNSEL" description="Selection of the input to the negative port of the comparator">
        <Enum name="INNSEL_0" start="0" description="IN0, from the 8-bit DAC output" />
        <Enum name="INNSEL_1" start="0x1" description="IN1, from the analog 8-1 mux" />
      </BitField>
      <BitField start="27" size="2" name="INPSEL" description="Selection of the input to the positive port of the comparator">
        <Enum name="INPSEL_0" start="0" description="IN0, from the 8-bit DAC output" />
        <Enum name="INPSEL_1" start="0x1" description="IN1, from the analog 8-1 mux" />
      </BitField>
      <BitField start="29" size="1" name="DACOE" description="DAC output Enable">
        <Enum name="DACOE_0" start="0" description="DAC output is disabled to go outside." />
        <Enum name="DACOE_1" start="0x1" description="DAC output is enabled to go outside." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CMP1_C2" access="Read/Write" description="CMP Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ACOn" description="The result of the input comparison for channel n" />
      <BitField start="8" size="6" name="INITMOD" description="Comparator and DAC initialization delay modulus.">
        <Enum name="INITMOD_0" start="0" description="The modulus is set to 64(same with 111111)." />
      </BitField>
      <BitField start="14" size="2" name="NSAM" description="Number of sample clocks">
        <Enum name="NSAM_0" start="0" description="The comparison result is sampled as soon as the active channel is scanned in one round-robin clock." />
        <Enum name="NSAM_1" start="0x1" description="The sampling takes place 1 round-robin clock cycle after the next cycle of the round-robin clock." />
        <Enum name="NSAM_2" start="0x2" description="The sampling takes place 2 round-robin clock cycles after the next cycle of the round-robin clock." />
        <Enum name="NSAM_3" start="0x3" description="The sampling takes place 3 round-robin clock cycles after the next cycle of the round-robin clock." />
      </BitField>
      <BitField start="16" size="1" name="CH0F" description="Channel 0 input changed flag" />
      <BitField start="17" size="1" name="CH1F" description="Channel 1 input changed flag" />
      <BitField start="18" size="1" name="CH2F" description="Channel 2 input changed flag" />
      <BitField start="19" size="1" name="CH3F" description="Channel 3 input changed flag" />
      <BitField start="20" size="1" name="CH4F" description="Channel 4 input changed flag" />
      <BitField start="21" size="1" name="CH5F" description="Channel 5 input changed flag" />
      <BitField start="22" size="1" name="CH6F" description="Channel 6 input changed flag" />
      <BitField start="23" size="1" name="CH7F" description="Channel 7 input changed flag" />
      <BitField start="25" size="3" name="FXMXCH" description="Fixed channel selection">
        <Enum name="FXMXCH_0" start="0" description="Channel 0 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_1" start="0x1" description="Channel 1 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_2" start="0x2" description="Channel 2 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_3" start="0x3" description="Channel 3 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_4" start="0x4" description="Channel 4 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_5" start="0x5" description="Channel 5 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_6" start="0x6" description="Channel 6 is selected as the fixed reference input for the fixed mux port." />
        <Enum name="FXMXCH_7" start="0x7" description="Channel 7 is selected as the fixed reference input for the fixed mux port." />
      </BitField>
      <BitField start="29" size="1" name="FXMP" description="Fixed MUX Port">
        <Enum name="FXMP_0" start="0" description="The Plus port is fixed. Only the inputs to the Minus port are swept in each round." />
        <Enum name="FXMP_1" start="0x1" description="The Minus port is fixed. Only the inputs to the Plus port are swept in each round." />
      </BitField>
      <BitField start="30" size="1" name="RRIE" description="Round-Robin interrupt enable">
        <Enum name="RRIE_0" start="0" description="The round-robin interrupt is disabled." />
        <Enum name="RRIE_1" start="0x1" description="The round-robin interrupt is enabled when a comparison result changes from the last sample." />
      </BitField>
      <BitField start="31" size="1" name="RRE" description="Round-Robin Enable">
        <Enum name="RRE_0" start="0" description="Round-robin operation is disabled." />
        <Enum name="RRE_1" start="0x1" description="Round-robin operation is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="PMC">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status and Control 1 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="LVDRE" description="Low Voltage Detect Reset Enable">
        <Enum name="LVDRE_0" start="0" description="No system resets on low voltage detect events." />
        <Enum name="LVDRE_1" start="0x1" description="If the supply voltage falls below VLVD, a system reset will be generated." />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low Voltage Detect Interrupt Enable">
        <Enum name="LVDIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="LVDIE_1" start="0x1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low Voltage Detect Flag">
        <Enum name="LVDF_0" start="0" description="Low-voltage event not detected" />
        <Enum name="LVDF_1" start="0x1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status and Control 2 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="LVWIE_0" start="0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="LVWIE_1" start="0x1" description="Request a hardware interrupt when LVWF=1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="LVWF_0" start="0" description="Low-voltage warning event not detected" />
        <Enum name="LVWF_1" start="0x1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status and Control Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BIASEN" description="Bias Enable Bit">
        <Enum name="BIASEN_0" start="0" description="Biasing disabled, core logic can run in full performance" />
        <Enum name="BIASEN_1" start="0x1" description="Biasing enabled, core logic is slower and there are restrictions in allowed system clock speed (see Data Sheet for details)" />
      </BitField>
      <BitField start="1" size="1" name="CLKBIASDIS" description="Clock Bias Disable Bit">
        <Enum name="CLKBIASDIS_0" start="0" description="No effect" />
        <Enum name="CLKBIASDIS_1" start="0x1" description="In STOP or VLPS mode the bias currents and reference voltages for the following clock modules are disabled: SIRC, FIRC, PLL. (if available on device)" />
      </BitField>
      <BitField start="2" size="1" name="REGFPM" description="Regulator in Full Performance Mode Status Bit">
        <Enum name="REGFPM_0" start="0" description="Regulator is in low power mode or transition to/from" />
        <Enum name="REGFPM_1" start="0x1" description="Regulator is in full performance mode" />
      </BitField>
      <BitField start="6" size="1" name="LPOSTAT" description="LPO Status Bit">
        <Enum name="LPOSTAT_0" start="0" description="Low power oscillator in low phase" />
        <Enum name="LPOSTAT_1" start="0x1" description="Low power oscillator in high phase" />
      </BitField>
      <BitField start="7" size="1" name="LPODIS" description="LPO Disable Bit">
        <Enum name="LPODIS_0" start="0" description="Low power oscillator enabled" />
        <Enum name="LPODIS_1" start="0x1" description="Low power oscillator disabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="PMC_LPOTRIM" access="Read/Write" description="Low Power Oscillator Trim Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="LPOTRIM" description="LPO trimming bits" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="4" name="SMC_VERID" access="ReadOnly" description="SMC Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="SMC_PARAM" access="ReadOnly" description="SMC Parameter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EHSRUN" description="Existence of HSRUN feature">
        <Enum name="EHSRUN_0" start="0" description="The feature is not available." />
        <Enum name="EHSRUN_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="3" size="1" name="ELLS" description="Existence of LLS feature">
        <Enum name="ELLS_0" start="0" description="The feature is not available." />
        <Enum name="ELLS_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="5" size="1" name="ELLS2" description="Existence of LLS2 feature">
        <Enum name="ELLS2_0" start="0" description="The feature is not available." />
        <Enum name="ELLS2_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="6" size="1" name="EVLLS0" description="Existence of VLLS0 feature">
        <Enum name="EVLLS0_0" start="0" description="The feature is not available." />
        <Enum name="EVLLS0_1" start="0x1" description="The feature is available." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="AVLP_0" start="0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="AVLP_1" start="0x1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="STOPM_0" start="0" description="Normal Stop (STOP)" />
        <Enum name="STOPM_2" start="0x2" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="STOPM_6" start="0x6" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="STOPA_0" start="0" description="The previous stop mode entry was successful." />
        <Enum name="STOPA_1" start="0x1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="RUNM_0" start="0" description="Normal Run mode (RUN)" />
        <Enum name="RUNM_2" start="0x2" description="Very-Low-Power Run mode (VLPR)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="PSTOPO_0" start="0" description="STOP - Normal Stop mode" />
        <Enum name="PSTOPO_1" start="0x1" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="PSTOPO_2" start="0x2" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="4" name="RCM_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x3000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="RCM_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="ELVD" description="Existence of SRS[LVD] status indication feature">
        <Enum name="ELVD_0" start="0" description="The feature is not available." />
        <Enum name="ELVD_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="2" size="1" name="ELOC" description="Existence of SRS[LOC] status indication feature">
        <Enum name="ELOC_0" start="0" description="The feature is not available." />
        <Enum name="ELOC_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="3" size="1" name="ELOL" description="Existence of SRS[LOL] status indication feature">
        <Enum name="ELOL_0" start="0" description="The feature is not available." />
        <Enum name="ELOL_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="5" size="1" name="EWDOG" description="Existence of SRS[WDOG] status indication feature">
        <Enum name="EWDOG_0" start="0" description="The feature is not available." />
        <Enum name="EWDOG_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="6" size="1" name="EPIN" description="Existence of SRS[PIN] status indication feature">
        <Enum name="EPIN_0" start="0" description="The feature is not available." />
        <Enum name="EPIN_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="7" size="1" name="EPOR" description="Existence of SRS[POR] status indication feature">
        <Enum name="EPOR_0" start="0" description="The feature is not available." />
        <Enum name="EPOR_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="9" size="1" name="ELOCKUP" description="Existence of SRS[LOCKUP] status indication feature">
        <Enum name="ELOCKUP_0" start="0" description="The feature is not available." />
        <Enum name="ELOCKUP_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="10" size="1" name="ESW" description="Existence of SRS[SW] status indication feature">
        <Enum name="ESW_0" start="0" description="The feature is not available." />
        <Enum name="ESW_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="11" size="1" name="EMDM_AP" description="Existence of SRS[MDM_AP] status indication feature">
        <Enum name="EMDM_AP_0" start="0" description="The feature is not available." />
        <Enum name="EMDM_AP_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="13" size="1" name="ESACKERR" description="Existence of SRS[SACKERR] status indication feature">
        <Enum name="ESACKERR_0" start="0" description="The feature is not available." />
        <Enum name="ESACKERR_1" start="0x1" description="The feature is available." />
      </BitField>
      <BitField start="16" size="1" name="ECORE1" description="Existence of SRS[CORE1] status indication feature">
        <Enum name="ECORE1_0" start="0" description="The feature is not available." />
        <Enum name="ECORE1_1" start="0x1" description="The feature is available." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="RCM_SRS" access="ReadOnly" description="System Reset Status Register" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset or High-Voltage Detect Reset">
        <Enum name="LVD_0" start="0" description="Reset not caused by LVD trip, HVD trip or POR" />
        <Enum name="LVD_1" start="0x1" description="Reset caused by LVD trip, HVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="LOC_0" start="0" description="Reset not caused by a loss of external clock." />
        <Enum name="LOC_1" start="0x1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="LOL_0" start="0" description="Reset not caused by a loss of lock in the PLL/FLL" />
        <Enum name="LOL_1" start="0x1" description="Reset caused by a loss of lock in the PLL/FLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="WDOG_0" start="0" description="Reset not caused by watchdog timeout" />
        <Enum name="WDOG_1" start="0x1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="PIN_0" start="0" description="Reset not caused by external reset pin" />
        <Enum name="PIN_1" start="0x1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="POR_0" start="0" description="Reset not caused by POR" />
        <Enum name="POR_1" start="0x1" description="Reset caused by POR" />
      </BitField>
      <BitField start="9" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="LOCKUP_0" start="0" description="Reset not caused by core LOCKUP event" />
        <Enum name="LOCKUP_1" start="0x1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="10" size="1" name="SW" description="Software">
        <Enum name="SW_0" start="0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="SW_1" start="0x1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="11" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="MDM_AP_0" start="0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="MDM_AP_1" start="0x1" description="Reset was caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="13" size="1" name="SACKERR" description="Stop Acknowledge Error">
        <Enum name="SACKERR_0" start="0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="SACKERR_1" start="0x1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="RCM_RPC" access="Read/Write" description="Reset Pin Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="RSTFLTSRW_0" start="0" description="All filtering disabled" />
        <Enum name="RSTFLTSRW_1" start="0x1" description="Bus clock filter enabled for normal operation" />
        <Enum name="RSTFLTSRW_2" start="0x2" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="RSTFLTSS_0" start="0" description="All filtering disabled" />
        <Enum name="RSTFLTSS_1" start="0x1" description="LPO clock filter enabled" />
      </BitField>
      <BitField start="8" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select" />
    </Register>
    <Register start="+0x10" size="4" name="RCM_MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="2" name="BOOTROM" description="Boot ROM Configuration">
        <Enum name="BOOTROM_0" start="0" description="Boot from Flash" />
        <Enum name="BOOTROM_1" start="0x1" description="Boot from ROM due to BOOTCFG0 pin assertion / Reserved if no Boot pin" />
        <Enum name="BOOTROM_2" start="0x2" description="Boot form ROM due to FOPT[7] configuration" />
        <Enum name="BOOTROM_3" start="0x3" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RCM_FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="2" name="FORCEROM" description="Force ROM Boot">
        <Enum name="FORCEROM_0" start="0" description="No effect" />
        <Enum name="FORCEROM_1" start="0x1" description="Force boot from ROM with RCM_MR[1] set." />
        <Enum name="FORCEROM_2" start="0x2" description="Force boot from ROM with RCM_MR[2] set." />
        <Enum name="FORCEROM_3" start="0x3" description="Force boot from ROM with RCM_MR[2:1] set." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RCM_SSRS" access="Read/Write" description="Sticky System Reset Status Register" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLVD" description="Sticky Low-Voltage Detect Reset">
        <Enum name="SLVD_0" start="0" description="Reset not caused by LVD trip or POR" />
        <Enum name="SLVD_1" start="0x1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="SLOC" description="Sticky Loss-of-Clock Reset">
        <Enum name="SLOC_0" start="0" description="Reset not caused by a loss of external clock." />
        <Enum name="SLOC_1" start="0x1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="SLOL" description="Sticky Loss-of-Lock Reset">
        <Enum name="SLOL_0" start="0" description="Reset not caused by a loss of lock in the PLL/FLL" />
        <Enum name="SLOL_1" start="0x1" description="Reset caused by a loss of lock in the PLL/FLL" />
      </BitField>
      <BitField start="5" size="1" name="SWDOG" description="Sticky Watchdog">
        <Enum name="SWDOG_0" start="0" description="Reset not caused by watchdog timeout" />
        <Enum name="SWDOG_1" start="0x1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="SPIN" description="Sticky External Reset Pin">
        <Enum name="SPIN_0" start="0" description="Reset not caused by external reset pin" />
        <Enum name="SPIN_1" start="0x1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="SPOR" description="Sticky Power-On Reset">
        <Enum name="SPOR_0" start="0" description="Reset not caused by POR" />
        <Enum name="SPOR_1" start="0x1" description="Reset caused by POR" />
      </BitField>
      <BitField start="9" size="1" name="SLOCKUP" description="Sticky Core Lockup">
        <Enum name="SLOCKUP_0" start="0" description="Reset not caused by core LOCKUP event" />
        <Enum name="SLOCKUP_1" start="0x1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="10" size="1" name="SSW" description="Sticky Software">
        <Enum name="SSW_0" start="0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="SSW_1" start="0x1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="11" size="1" name="SMDM_AP" description="Sticky MDM-AP System Reset Request">
        <Enum name="SMDM_AP_0" start="0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="SMDM_AP_1" start="0x1" description="Reset was caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="13" size="1" name="SSACKERR" description="Sticky Stop Acknowledge Error">
        <Enum name="SSACKERR_0" start="0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="SSACKERR_1" start="0x1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RCM_SRIE" access="Read/Write" description="System Reset Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DELAY" description="Reset Delay Time">
        <Enum name="DELAY_0" start="0" description="10 LPO cycles" />
        <Enum name="DELAY_1" start="0x1" description="34 LPO cycles" />
        <Enum name="DELAY_2" start="0x2" description="130 LPO cycles" />
        <Enum name="DELAY_3" start="0x3" description="514 LPO cycles" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Interrupt">
        <Enum name="LOC_0" start="0" description="Interrupt disabled." />
        <Enum name="LOC_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Interrupt">
        <Enum name="LOL_0" start="0" description="Interrupt disabled." />
        <Enum name="LOL_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog Interrupt">
        <Enum name="WDOG_0" start="0" description="Interrupt disabled." />
        <Enum name="WDOG_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin Interrupt">
        <Enum name="PIN_0" start="0" description="Reset not caused by external reset pin" />
        <Enum name="PIN_1" start="0x1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="GIE" description="Global Interrupt Enable">
        <Enum name="GIE_0" start="0" description="All interrupt sources disabled." />
        <Enum name="GIE_1" start="0x1" description="All interrupt sources enabled. Note that the individual interrupt-enable bits still need to be set to generate interrupts." />
      </BitField>
      <BitField start="9" size="1" name="LOCKUP" description="Core Lockup Interrupt">
        <Enum name="LOCKUP_0" start="0" description="Interrupt disabled." />
        <Enum name="LOCKUP_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="SW" description="Software Interrupt">
        <Enum name="SW_0" start="0" description="Interrupt disabled." />
        <Enum name="SW_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="MDM_AP_0" start="0" description="Interrupt disabled." />
        <Enum name="MDM_AP_1" start="0x1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="SACKERR" description="Stop Acknowledge Error Interrupt">
        <Enum name="SACKERR_0" start="0" description="Interrupt disabled." />
        <Enum name="SACKERR_1" start="0x1" description="Interrupt enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF0C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="ReadOnly" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410CC600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="VECTACTIVE" description="Active exception number" />
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="no description available" />
      <BitField start="25" size="1" name="PENDSTCLR" description="no description available">
        <Enum name="PENDSTCLR_0" start="0" description="no effect" />
        <Enum name="PENDSTCLR_1" start="0x1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="no description available">
        <Enum name="PENDSTSET_0" start="0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="PENDSTSET_1" start="0x1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="no description available">
        <Enum name="PENDSVCLR_0" start="0" description="no effect" />
        <Enum name="PENDSVCLR_1" start="0x1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="no description available">
        <Enum name="PENDSVSET_0" start="0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="PENDSVSET_1" start="0x1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="no description available">
        <Enum name="NMIPENDSET_0" start="0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="NMIPENDSET_1" start="0x1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="no description available" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="no description available">
        <Enum name="SYSRESETREQ_0" start="0" description="no system reset request" />
        <Enum name="SYSRESETREQ_1" start="0x1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="15" size="1" name="ENDIANNESS" description="no description available">
        <Enum name="ENDIANNESS_0" start="0" description="Little-endian" />
        <Enum name="ENDIANNESS_1" start="0x1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="no description available">
        <Enum name="SLEEPONEXIT_0" start="0" description="o not sleep when returning to Thread mode" />
        <Enum name="SLEEPONEXIT_1" start="0x1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="no description available">
        <Enum name="SLEEPDEEP_0" start="0" description="sleep" />
        <Enum name="SLEEPDEEP_1" start="0x1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="no description available">
        <Enum name="SEVONPEND_0" start="0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="SEVONPEND_1" start="0x1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="ReadOnly" description="Configuration and Control Register" reset_value="0x208" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Always reads as one, indicates that all unaligned accesses generate a HardFault" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="SVCALLPENDED_0" start="0" description="exception is not pending" />
        <Enum name="SVCALLPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="HALTED_0" start="0" description="No active halt request debug event" />
        <Enum name="HALTED_1" start="0x1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="BKPT_0" start="0" description="No current breakpoint debug event" />
        <Enum name="BKPT_1" start="0x1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="DWTTRAP_0" start="0" description="No current debug events generated by the DWT" />
        <Enum name="DWTTRAP_1" start="0x1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="VCATCH_0" start="0" description="No Vector catch triggered" />
        <Enum name="VCATCH_1" start="0x1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="EXTERNAL_0" start="0" description="No EDBGRQ debug event" />
        <Enum name="EXTERNAL_1" start="0x1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="ENABLE_0" start="0" description="counter disabled" />
        <Enum name="ENABLE_1" start="0x1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="TICKINT_0" start="0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="TICKINT_1" start="0x1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="CLKSOURCE_0" start="0" description="external clock" />
        <Enum name="CLKSOURCE_1" start="0x1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="SKEW_0" start="0" description="10ms calibration value is exact" />
        <Enum name="SKEW_1" start="0x1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="NOREF_0" start="0" description="The reference clock is provided" />
        <Enum name="NOREF_1" start="0x1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CoreDebug" start="0xE000EDF0" description="Core Debug Registers">
    <Register start="+0" size="4" name="DHCSR_Read" access="Read/Write" description="Debug Halting Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset.">
        <Enum name="C_DEBUGEN_0" start="0" description="Disabled" />
        <Enum name="C_DEBUGEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_HALT_0" start="0" description="No effect." />
        <Enum name="C_HALT_1" start="0x1" description="Halt the processor." />
      </BitField>
      <BitField start="2" size="1" name="C_STEP" description="Processor step bit.This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_STEP_0" start="0" description="No effect." />
        <Enum name="C_STEP_1" start="0x1" description="Step the processor." />
      </BitField>
      <BitField start="3" size="1" name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_MASKINTS_0" start="0" description="Do not mask." />
        <Enum name="C_MASKINTS_1" start="0x1" description="Mask PenSV, SysTick and external configurable interrupts." />
      </BitField>
      <BitField start="16" size="1" name="S_REGRDY" description="S_REGRDY bit. A handshake flag for transfers through the DCRDR:- Writing to DCRSR clears the bit to 0.- Completion of the DCRDR transfer then sets the bit to 1.This bit is valid only when the processor is in Debug state, otherwise the bit is UNKNOWN.">
        <Enum name="S_REGRDY_0" start="0" description="There has been a write to the DCRDR, but the transfer is not complete." />
        <Enum name="S_REGRDY_1" start="0x1" description="The transfer to or from the DCRDR is complete." />
      </BitField>
      <BitField start="17" size="1" name="S_HALT" description="S_HALT bit. Indicates whether the processor is in Debug state.">
        <Enum name="S_HALT_0" start="0" description="Not in Debug state." />
        <Enum name="S_HALT_1" start="0x1" description="In Debug state." />
      </BitField>
      <BitField start="18" size="1" name="S_SLEEP" description="S_SLEEP bit. Indicates whether the processor is sleeping.The debugger must set the C_HALT bit to 1 to gain control, or wait for an interrupt or other wakeup event to wakeup the system.">
        <Enum name="S_SLEEP_0" start="0" description="Not sleeping." />
        <Enum name="S_SLEEP_1" start="0x1" description="Sleeping." />
      </BitField>
      <BitField start="19" size="1" name="S_LOCKUP" description="S_LOCKUP bit. Indicates whether the processor is locked up because of an unrecoverable exception.This bit can only be read as 1 by a remote debugger, using the DAP. The value of 1 indicates that the processor is running but locked up.The bit clears to 0 when the processor enters Debug state.">
        <Enum name="S_LOCKUP_0" start="0" description="Not locked up" />
        <Enum name="S_LOCKUP_1" start="0x1" description="Locked up" />
      </BitField>
      <BitField start="24" size="1" name="S_RETIRE_ST" description="S_RETIRE_ST bit. Indicates whether the processor has completed the execution of an instruction since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR.A debugger can check this bit to determine if the processor is stalled on a load, store or fetch access.This bit is UNKNOWN after a Power-on or Local reset, but then is set to 1 as soon as the processor executes and retires an instruction.">
        <Enum name="S_RETIRE_ST_0" start="0" description="No instruction retired since last DHCSR read." />
        <Enum name="S_RETIRE_ST_1" start="0x1" description="At least one instruction retired since last DHCSR read." />
      </BitField>
      <BitField start="25" size="1" name="S_RESET_ST" description="S_RESET_ST bit. Indicates whether the processor has been reset since the last read of DHCSR.This is a sticky bit, that clears to 0 on a read of DHCSR.">
        <Enum name="S_RESET_ST_0" start="0" description="No reset since last DHCSR read." />
        <Enum name="S_RESET_ST_1" start="0x1" description="At least one reset since last DHCSR read." />
      </BitField>
    </Register>
    <Register start="+0" size="4" name="DHCSR_Write" access="Read/Write" description="Debug Halting Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C_DEBUGEN" description="Halting debug enable bit. If a debugger writes to DHCSR to change the value of this bit from 0 to 1, it must also write 0 to the C_MASKINTS bit, otherwise behavior is UNPREDICTABLE.This bit can only be set to 1 from the DAP, it cannot be set to 1 under software control.This bit is 0 after a Power-on reset.">
        <Enum name="C_DEBUGEN_0" start="0" description="Disabled" />
        <Enum name="C_DEBUGEN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="C_HALT" description="Processor halt bit. This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_HALT_0" start="0" description="No effect." />
        <Enum name="C_HALT_1" start="0x1" description="Halt the processor." />
      </BitField>
      <BitField start="2" size="1" name="C_STEP" description="Processor step bit.This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_STEP_0" start="0" description="No effect." />
        <Enum name="C_STEP_1" start="0x1" description="Step the processor." />
      </BitField>
      <BitField start="3" size="1" name="C_MASKINTS" description="C_MASKINTS bit. When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts. The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:- before the write to DHCSR, the value of the C_HALT bit is 1.- the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit.This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.This bit is UNKNOWN after a Power-on reset.">
        <Enum name="C_MASKINTS_0" start="0" description="Do not mask." />
        <Enum name="C_MASKINTS_1" start="0x1" description="Mask PenSV, SysTick and external configurable interrupts." />
      </BitField>
      <BitField start="16" size="16" name="DBGKEY" description="Debug key:Software must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access." />
    </Register>
    <Register start="+0x4" size="4" name="DCRSR" access="Read/Write" description="Debug Core Register Selector Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="5" name="REGSEL" description="REGSEL bits. Specifies the ARM core register, special-purpose register, or Floating-point extension register, to transfer." />
      <BitField start="16" size="1" name="REGWnR" description="REGWnR bit. Specifies the access type for the transfer.">
        <Enum name="REGWnR_0" start="0" description="Read" />
        <Enum name="REGWnR_1" start="0x1" description="Write" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="DCRDR" access="Read/Write" description="Debug Core Register Data Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DBGTMP" description="DBGTMP bits. Data temporary cache, for reading and writing the ARM core registers, special-purpose registers, and Floating-point extension registers.The value of this register is UNKNOWN:- on reset- if the processor is in Debug state, the debugger has written to DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0." />
    </Register>
    <Register start="+0xC" size="4" name="DEMCR" access="Read/Write" description="Debug Exception and Monitor Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VC_CORERESET" description="VC_CORERESET bit. Enable Reset Vector Catch. This causes a Local reset to halt a running system.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_CORERESET_0" start="0" description="Reset Vector Catch disabled." />
        <Enum name="VC_CORERESET_1" start="0x1" description="Reset Vector Catch enabled." />
      </BitField>
      <BitField start="10" size="1" name="VC_HARDERR" description="VC_HARDERR bit. Enable halting debug trap on a HardFault exception.If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.">
        <Enum name="VC_HARDERR_0" start="0" description="Halting debug trap disabled." />
        <Enum name="VC_HARDERR_1" start="0x1" description="Halting debug trap enabled." />
      </BitField>
      <BitField start="24" size="1" name="DWTENA" description="DWTENA bit. Global enable for all features configured and controlled by the DWT unit.">
        <Enum name="DWTENA_0" start="0" description="DWT disabled." />
        <Enum name="DWTENA_1" start="0x1" description="DWT enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000" description="Micro Trace Buffer">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" description="MTB Position Register" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP" description="WRAP" />
      <BitField start="3" size="29" name="POINTER" description="Trace Packet Address Pointer[28:0]" />
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" description="MTB Master Register" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK" description="Mask" />
      <BitField start="5" size="1" name="TSTARTEN" description="Trace Start Input Enable" />
      <BitField start="6" size="1" name="TSTOPEN" description="Trace Stop Input Enable" />
      <BitField start="7" size="1" name="SFRWPRIV" description="Special Function Register Write Privilege" />
      <BitField start="8" size="1" name="RAMPRIV" description="RAM Privilege" />
      <BitField start="9" size="1" name="HALTREQ" description="Halt Request" />
      <BitField start="31" size="1" name="EN" description="Main Trace Enable" />
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" description="MTB Flow Register" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP" description="AUTOSTOP" />
      <BitField start="1" size="1" name="AUTOHALT" description="AUTOHALT" />
      <BitField start="3" size="29" name="WATERMARK" description="WATERMARK[28:0]" />
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" description="MTB Base Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR" description="BASEADDR" />
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL" description="MODECTRL" />
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" description="Claim TAG Set Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET" description="TAGSET" />
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" description="Claim TAG Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR" description="TAGCLEAR" />
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" description="Lock Access Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS" description="Hardwired to 0x0000_0000" />
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" description="Lock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT" description="LOCKSTAT" />
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0" description="Connected to DBGEN." />
      <BitField start="1" size="1" name="BIT1" description="BIT1" />
      <BitField start="2" size="1" name="BIT2" description="BIT2" />
      <BitField start="3" size="1" name="BIT3" description="BIT3" />
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" description="Device Architecture Register" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH" description="DEVICEARCH" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000" description="MTB data watchpoint and trace">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" description="MTB DWT Control Register" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL" description="DWT configuration controls" />
      <BitField start="28" size="4" name="NUMCMP" description="Number of comparators" />
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" description="MTB_DWT Comparator Function Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="FUNCTION_0" start="0" description="Disabled." />
        <Enum name="FUNCTION_4" start="0x4" description="Instruction fetch." />
        <Enum name="FUNCTION_5" start="0x5" description="Data operand read." />
        <Enum name="FUNCTION_6" start="0x6" description="Data operand write." />
        <Enum name="FUNCTION_7" start="0x7" description="Data operand (read + write)." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="Data Value Match">
        <Enum name="DATAVMATCH_0" start="0" description="Perform address comparison." />
        <Enum name="DATAVMATCH_1" start="0x1" description="Perform data value comparison." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Data Value Size">
        <Enum name="DATAVSIZE_0" start="0" description="Byte." />
        <Enum name="DATAVSIZE_1" start="0x1" description="Halfword." />
        <Enum name="DATAVSIZE_2" start="0x2" description="Word." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Data Value Address 0" />
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" description="MTB_DWT Comparator Function Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="FUNCTION_0" start="0" description="Disabled." />
        <Enum name="FUNCTION_4" start="0x4" description="Instruction fetch." />
        <Enum name="FUNCTION_5" start="0x5" description="Data operand read." />
        <Enum name="FUNCTION_6" start="0x6" description="Data operand write." />
        <Enum name="FUNCTION_7" start="0x7" description="Data operand (read + write)." />
      </BitField>
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="MATCHED_0" start="0" description="No match." />
        <Enum name="MATCHED_1" start="0x1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" description="MTB_DWT Trace Buffer Control Register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0" description="Action based on Comparator 0 match">
        <Enum name="ACOMP0_0" start="0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]." />
        <Enum name="ACOMP0_1" start="0x1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]." />
      </BitField>
      <BitField start="1" size="1" name="ACOMP1" description="Action based on Comparator 1 match">
        <Enum name="ACOMP1_0" start="0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]." />
        <Enum name="ACOMP1_1" start="0x1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="Number of Comparators" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000" description="System ROM">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" description="End of Table Marker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK" description="MARK" />
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" description="System Access Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS" description="SYSACCESS" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x7" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="ASC_0" start="0" description="A bus slave connection to AXBS input port n is absent." />
        <Enum name="ASC_1" start="0x1" description="A bus slave connection to AXBS input port n is present." />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x5" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="AMC_0" start="0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="AMC_1" start="0x1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" description="Platform Control Register" reset_value="0x250" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB" description="Arbitration select">
        <Enum name="ARB_0" start="0" description="Fixed-priority arbitration for the crossbar masters" />
        <Enum name="ARB_1" start="0x1" description="Round-robin arbitration for the crossbar masters" />
      </BitField>
      <BitField start="10" size="1" name="CFCC" description="Clear Flash Controller Cache" />
      <BitField start="11" size="1" name="DFCDA" description="Disable Flash Controller Data Caching">
        <Enum name="DFCDA_0" start="0" description="Enable flash controller data caching" />
        <Enum name="DFCDA_1" start="0x1" description="Disable flash controller data caching." />
      </BitField>
      <BitField start="12" size="1" name="DFCIC" description="Disable Flash Controller Instruction Caching">
        <Enum name="DFCIC_0" start="0" description="Enable flash controller instruction caching." />
        <Enum name="DFCIC_1" start="0x1" description="Disable flash controller instruction caching." />
      </BitField>
      <BitField start="13" size="1" name="DFCC" description="Disable Flash Controller Cache">
        <Enum name="DFCC_0" start="0" description="Enable flash controller cache." />
        <Enum name="DFCC_1" start="0x1" description="Disable flash controller cache." />
      </BitField>
      <BitField start="14" size="1" name="EFDS" description="Enable Flash Data Speculation">
        <Enum name="EFDS_0" start="0" description="Disable flash data speculation." />
        <Enum name="EFDS_1" start="0x1" description="Enable flash data speculation." />
      </BitField>
      <BitField start="15" size="1" name="DFCS" description="Disable Flash Controller Speculation">
        <Enum name="DFCS_0" start="0" description="Enable flash controller speculation." />
        <Enum name="DFCS_1" start="0x1" description="Disable flash controller speculation." />
      </BitField>
      <BitField start="16" size="1" name="ESFC" description="Enable Stalling Flash Controller">
        <Enum name="ESFC_0" start="0" description="Disable stalling flash controller when flash is busy." />
        <Enum name="ESFC_1" start="0x1" description="Enable stalling flash controller when flash is busy." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation Request">
        <Enum name="CPOREQ_0" start="0" description="Request is cleared." />
        <Enum name="CPOREQ_1" start="0x1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation Acknowledge">
        <Enum name="CPOACK_0" start="0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="CPOACK_1" start="0x1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation Wake-up on Interrupt">
        <Enum name="CPOWOI_0" start="0" description="No effect." />
        <Enum name="CPOWOI_1" start="0x1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MMDVSQ" start="0xF0004000" description="Divide and Square Root">
    <Register start="+0" size="4" name="MMDVSQ_DEND" access="Read/Write" description="Dividend Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DIVIDEND" description="Dividend" />
    </Register>
    <Register start="+0x4" size="4" name="MMDVSQ_DSOR" access="Read/Write" description="Divisor Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DIVISOR" description="Divisor" />
    </Register>
    <Register start="+0x8" size="4" name="MMDVSQ_CSR" access="Read/Write" description="Control/Status Register" reset_value="0" reset_mask="0x9FFFFFFF">
      <BitField start="0" size="1" name="SRT" description="Start">
        <Enum name="SRT_0" start="0" description="No operation initiated" />
        <Enum name="SRT_1" start="0x1" description="If CSR[DFS] = 1, then initiate a divide calculation, else ignore" />
      </BitField>
      <BitField start="1" size="1" name="USGN" description="Unsigned calculation">
        <Enum name="USGN_0" start="0" description="Perform a signed divide" />
        <Enum name="USGN_1" start="0x1" description="Perform an unsigned divide" />
      </BitField>
      <BitField start="2" size="1" name="REM" description="REMainder calculation">
        <Enum name="REM_0" start="0" description="Return the quotient in the RES for the divide calculation" />
        <Enum name="REM_1" start="0x1" description="Return the remainder in the RES for the divide calculation" />
      </BitField>
      <BitField start="3" size="1" name="DZE" description="Divide-by-Zero-Enable">
        <Enum name="DZE_0" start="0" description="Reads of the RES register return the register contents" />
        <Enum name="DZE_1" start="0x1" description="If CSR[DZ] = 1, an attempted read of RES register is error terminated to signal a divide-by-zero, else the register contents are returned" />
      </BitField>
      <BitField start="4" size="1" name="DZ" description="Divide-by-Zero">
        <Enum name="DZ_0" start="0" description="The last divide operation had a non-zero divisor, that is, DSOR != 0" />
        <Enum name="DZ_1" start="0x1" description="The last divide operation had a zero divisor, that is, DSOR = 0" />
      </BitField>
      <BitField start="5" size="1" name="DFS" description="Disable Fast Start">
        <Enum name="DFS_0" start="0" description="A divide operation is initiated by a write to the DSOR register" />
        <Enum name="DFS_1" start="0x1" description="A divide operation is initiated by a write to the CSR register with CSR[SRT] = 1" />
      </BitField>
      <BitField start="29" size="1" name="SQRT" description="SQUARE ROOT">
        <Enum name="SQRT_0" start="0" description="Current or last MMDVSQ operation was not a square root" />
        <Enum name="SQRT_1" start="0x1" description="Current or last MMDVSQ operation was a square root" />
      </BitField>
      <BitField start="30" size="1" name="DIV" description="DIVIDE">
        <Enum name="DIV_0" start="0" description="Current or last MMDVSQ operation was not a divide" />
        <Enum name="DIV_1" start="0x1" description="Current or last MMDVSQ operation was a divide" />
      </BitField>
      <BitField start="31" size="1" name="BUSY" description="BUSY">
        <Enum name="BUSY_0" start="0" description="MMDVSQ is idle" />
        <Enum name="BUSY_1" start="0x1" description="MMDVSQ is busy performing a divide or square root calculation" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MMDVSQ_RES" access="Read/Write" description="Result Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="RESULT" description="Result" />
    </Register>
    <Register start="+0x10" size="4" name="MMDVSQ_RCND" access="Read/Write" description="Radicand Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="RADICAND" description="Radicand" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOA" start="0xF8000000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOB" start="0xF8000040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOC" start="0xF8000080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOD" start="0xF80000C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOE" start="0xF8000100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="PDO_0" start="0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="PDO_1" start="0x1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="PTSO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTSO_1" start="0x1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="PTCO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTCO_1" start="0x1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="PTTO_0" start="0" description="Corresponding bit in PDORn does not change." />
        <Enum name="PTTO_1" start="0x1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="PDI_0" start="0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="PDI_1" start="0x1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="PDD_0" start="0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="PDD_1" start="0x1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FTFE" start="5" size="1" />
      <BitField name="LVD_LVW" start="6" size="1" />
      <BitField name="PORTAE" start="7" size="1" />
      <BitField name="LPI2C0" start="8" size="1" />
      <BitField name="LPI2C1" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="FTM0" start="17" size="1" />
      <BitField name="FTM1" start="18" size="1" />
      <BitField name="FTM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="CMP1" start="21" size="1" />
      <BitField name="LPIT0" start="22" size="1" />
      <BitField name="FLEXIO" start="23" size="1" />
      <BitField name="PDB0" start="25" size="1" />
      <BitField name="PORTBCD" start="26" size="1" />
      <BitField name="SCG" start="27" size="1" />
      <BitField name="WDOG_EWM" start="28" size="1" />
      <BitField name="PWT_LPTMR0" start="29" size="1" />
      <BitField name="ADC1" start="30" size="1" />
      <BitField name="RCM" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FTFE" start="5" size="1" />
      <BitField name="LVD_LVW" start="6" size="1" />
      <BitField name="PORTAE" start="7" size="1" />
      <BitField name="LPI2C0" start="8" size="1" />
      <BitField name="LPI2C1" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="FTM0" start="17" size="1" />
      <BitField name="FTM1" start="18" size="1" />
      <BitField name="FTM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="CMP1" start="21" size="1" />
      <BitField name="LPIT0" start="22" size="1" />
      <BitField name="FLEXIO" start="23" size="1" />
      <BitField name="PDB0" start="25" size="1" />
      <BitField name="PORTBCD" start="26" size="1" />
      <BitField name="SCG" start="27" size="1" />
      <BitField name="WDOG_EWM" start="28" size="1" />
      <BitField name="PWT_LPTMR0" start="29" size="1" />
      <BitField name="ADC1" start="30" size="1" />
      <BitField name="RCM" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FTFE" start="5" size="1" />
      <BitField name="LVD_LVW" start="6" size="1" />
      <BitField name="PORTAE" start="7" size="1" />
      <BitField name="LPI2C0" start="8" size="1" />
      <BitField name="LPI2C1" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="FTM0" start="17" size="1" />
      <BitField name="FTM1" start="18" size="1" />
      <BitField name="FTM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="CMP1" start="21" size="1" />
      <BitField name="LPIT0" start="22" size="1" />
      <BitField name="FLEXIO" start="23" size="1" />
      <BitField name="PDB0" start="25" size="1" />
      <BitField name="PORTBCD" start="26" size="1" />
      <BitField name="SCG" start="27" size="1" />
      <BitField name="WDOG_EWM" start="28" size="1" />
      <BitField name="PWT_LPTMR0" start="29" size="1" />
      <BitField name="ADC1" start="30" size="1" />
      <BitField name="RCM" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FTFE" start="5" size="1" />
      <BitField name="LVD_LVW" start="6" size="1" />
      <BitField name="PORTAE" start="7" size="1" />
      <BitField name="LPI2C0" start="8" size="1" />
      <BitField name="LPI2C1" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="FTM0" start="17" size="1" />
      <BitField name="FTM1" start="18" size="1" />
      <BitField name="FTM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="CMP1" start="21" size="1" />
      <BitField name="LPIT0" start="22" size="1" />
      <BitField name="FLEXIO" start="23" size="1" />
      <BitField name="PDB0" start="25" size="1" />
      <BitField name="PORTBCD" start="26" size="1" />
      <BitField name="SCG" start="27" size="1" />
      <BitField name="WDOG_EWM" start="28" size="1" />
      <BitField name="PWT_LPTMR0" start="29" size="1" />
      <BitField name="ADC1" start="30" size="1" />
      <BitField name="RCM" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FTFE" start="5" size="1" />
      <BitField name="LVD_LVW" start="6" size="1" />
      <BitField name="PORTAE" start="7" size="1" />
      <BitField name="LPI2C0" start="8" size="1" />
      <BitField name="LPI2C1" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPUART2" start="14" size="1" />
      <BitField name="ADC0" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="FTM0" start="17" size="1" />
      <BitField name="FTM1" start="18" size="1" />
      <BitField name="FTM2" start="19" size="1" />
      <BitField name="RTC" start="20" size="1" />
      <BitField name="CMP1" start="21" size="1" />
      <BitField name="LPIT0" start="22" size="1" />
      <BitField name="FLEXIO" start="23" size="1" />
      <BitField name="PDB0" start="25" size="1" />
      <BitField name="PORTBCD" start="26" size="1" />
      <BitField name="SCG" start="27" size="1" />
      <BitField name="WDOG_EWM" start="28" size="1" />
      <BitField name="PWT_LPTMR0" start="29" size="1" />
      <BitField name="ADC1" start="30" size="1" />
      <BitField name="RCM" start="31" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0_04" start="6" size="2" />
      <BitField name="DMA0_15" start="14" size="2" />
      <BitField name="DMA0_26" start="22" size="2" />
      <BitField name="DMA0_37" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA_Error" start="6" size="2" />
      <BitField name="FTFE" start="14" size="2" />
      <BitField name="LVD_LVW" start="22" size="2" />
      <BitField name="PORTAE" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="LPI2C0" start="6" size="2" />
      <BitField name="LPI2C1" start="14" size="2" />
      <BitField name="LPSPI0" start="22" size="2" />
      <BitField name="LPSPI1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="LPUART0" start="6" size="2" />
      <BitField name="LPUART1" start="14" size="2" />
      <BitField name="LPUART2" start="22" size="2" />
      <BitField name="ADC0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="CMP0" start="6" size="2" />
      <BitField name="FTM0" start="14" size="2" />
      <BitField name="FTM1" start="22" size="2" />
      <BitField name="FTM2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="RTC" start="6" size="2" />
      <BitField name="CMP1" start="14" size="2" />
      <BitField name="LPIT0" start="22" size="2" />
      <BitField name="FLEXIO" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="PDB0" start="14" size="2" />
      <BitField name="PORTBCD" start="22" size="2" />
      <BitField name="SCG" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="WDOG_EWM" start="6" size="2" />
      <BitField name="PWT_LPTMR0" start="14" size="2" />
      <BitField name="ADC1" start="22" size="2" />
      <BitField name="RCM" start="30" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="30" size="2" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="30" size="2" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="22" size="2" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
</Processor>
