[INFO ODB-0222] Reading LEF file: ./Nangate45/Nangate45_tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  ./Nangate45/Nangate45_tech.lef
[INFO ODB-0222] Reading LEF file: ./Nangate45/Nangate45.lef
[WARNING ODB-0217] duplicate VIARULE (Via1Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-3) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-4) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-3) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-4) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via4Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via5Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via6Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via7Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via8Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via9Array-0) ignoring...
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  ./Nangate45/Nangate45.lef
[INFO ODB-0222] Reading LEF file: ./Nangate45/fake_macros.lef
[INFO ODB-0225]     Created 2 library cells
[INFO ODB-0226] Finished LEF file:  ./Nangate45/fake_macros.lef
[WARNING STA-0160] ./Nangate45/fake_macros.lib line 32, default_max_transition is 0.0.
[INFO ODB-0127] Reading DEF file: ./testcases/mp_test1_fp.def
[INFO ODB-0128] Design: mp_test1
[INFO ODB-0252]     Updated 8 pins.
[INFO ODB-0253]     Updated 10 components.
[INFO ODB-0134] Finished DEF file: ./testcases/mp_test1_fp.def
Running Partition Design...
[INFO PAR-0402] Traversed logical hierarchy
	Number of std cell instances: 0
	Total area: 160000.0
	Number of hard macros: 10
[INFO PAR-0490] Number of hops:  0
[INFO PAR-0490] Number of hops:  1
[INFO PAR-0490] Number of hops:  2
[INFO PAR-0490] Number of hops:  3
[INFO PAR-0413] Ignore keepin as it is outside floorplan bbox
[INFO PAR-0403] Number of Clusters created: 17
Start RTL-MP
[INFO MPL-0009] RTL-MP param: min_aspect_ratio: 0.5.
[INFO MPL-0009] RTL-MP param: learning_rate: 0.0.
[INFO MPL-0009] RTL-MP param: shrink_factor: 0.997.
[INFO MPL-0009] RTL-MP param: shrink_freq: 0.1.
[INFO MPL-0009] RTL-MP param: halo_width: 0.0.
[INFO MPL-0009] RTL-MP param: region_file: macro_blockage.txt.
[INFO MPL-0009] RTL-MP param: location_file: location.txt.
[INFO MPL-0009] RTL-MP param: num_thread: 10.
[INFO MPL-0009] RTL-MP param: num_run: 5.
[INFO MPL-0009] RTL-MP param: heat_rate: 0.1.
[INFO MPL-0009] RTL-MP param: num_level: 3.
[INFO MPL-0009] RTL-MP param: num_worker: 10.
[INFO MPL-0009] RTL-MP param: alpha: 6.0.
[INFO MPL-0009] RTL-MP param: beta: 40.0.
[INFO MPL-0009] RTL-MP param: gamma: 100.0.
[INFO MPL-0009] RTL-MP param: boundary_weight: 2.0.
[INFO MPL-0009] RTL-MP param: macro_blockage_weight: 1.0.
[INFO MPL-0009] RTL-MP param: location_weight: 100.0.
[INFO MPL-0009] RTL-MP param: notch_weight: 212.0.
[INFO MPL-0009] RTL-MP param: resize_prob: 0.3.
[INFO MPL-0009] RTL-MP param: pos_swap_prob: 0.3.
[INFO MPL-0009] RTL-MP param: neg_swap_prob: 0.3.
[INFO MPL-0009] RTL-MP param: double_swap_prob: 0.1.
[INFO MPL-0009] RTL-MP param: init_prob: 0.95.
[INFO MPL-0009] RTL-MP param: rej_ratio: 0.95.
[INFO MPL-0009] RTL-MP param: k: 5000000.
[INFO MPL-0009] RTL-MP param: c: 1000.0.
[INFO MPL-0009] RTL-MP param: snap_layer: 4.
[INFO MPL-0009] RTL-MP param: max_num_step: 500.
[INFO MPL-0009] RTL-MP param: perturb_per_step: 60.
[INFO MPL-0009] RTL-MP param: seed: 0.
[INFO MPL-1001] Shape engine outline width: 440.04
[INFO MPL-1002] Shape engine outline height: 439.6
[INFO MPL-1003] Shape engine chip area: 193441.6
[INFO MPL-1004] Shape engine macro area: 160000.0
[INFO MPL-1005] Shape engine stdcell area: 0.0
[INFO MPL-1006] Shape engine stdcell util: 0.0
[INFO MPL-1007] Shape Engine Cluster: top_glue_logic_macro_cluster_0_part_0, area: 40000.000000, aspect_ratio: (100.000000,400.000000) .
[INFO MPL-1007] Shape Engine Cluster: top_glue_logic_macro_cluster_1_part_0, area: 40000.000000, aspect_ratio: (400.000000,100.000000) (200.000000,200.000000) (100.000000,400.000000) .
[INFO MPL-1007] Shape Engine Cluster: top_glue_logic_macro_cluster_2_part_0, area: 40000.000000, aspect_ratio: (100.000000,400.000000) .
[INFO MPL-1007] Shape Engine Cluster: top_glue_logic_macro_cluster_2_part_1, area: 40000.000000, aspect_ratio: (400.000000,100.000000) (200.000000,200.000000) (100.000000,400.000000) .
[INFO MPL-2001] Block placement starts.
[INFO MPL-2002] Block placement finish initialization.
[INFO MPL-2003] Block placement Init_T: 553.923.
[INFO MPL-2004] Block placement level:  0   cost:  85.183044   area:   160000.000000/0.509284   wirelength:  0.000000/-nan   outline_penalty:  0.000000/0.000000   boundary_penalty:  0.000000/0.000000   macro_blockage_penalty:  0.000000/-nan  location_penalty:   0.000000/-nan  notch_penalty:   0.548885/0.387393  .
[INFO MPL-2005] Block placement level:  1   cost:  85.183044   area:   160000.000000/0.509284   wirelength:  0.000000/-nan   outline_penalty:  0.000000/0.000000   boundary_penalty:  0.000000/0.000000   macro_blockage_penalty:  0.000000/-nan  location_penalty:   0.000000/-nan  notch_penalty:   0.548885/0.387393  .
[INFO MPL-2006] Block placement level:  2   cost:  85.183044   area:   160000.000000/0.509284   wirelength:  0.000000/-nan   outline_penalty:  0.000000/0.000000   boundary_penalty:  0.000000/0.000000   macro_blockage_penalty:  0.000000/-nan  location_penalty:   0.000000/-nan  notch_penalty:   0.548885/0.387393  .
[INFO MPL-2007] Block placement floorplan width: 400.0.
[INFO MPL-2008] Block placement floorplan height: 400.0.
[INFO MPL-2009] Block placement outline width: 440.04.
[INFO MPL-2010] Block placement outline height: 439.6.
[INFO MPL-3001] Starting pin alignment.
[INFO MPL-3002] Performing pin alignment on macro cluster top_glue_logic_macro_cluster_0_part_0.
[INFO MPL-3004] Finished pin alignment on macro cluster top_glue_logic_macro_cluster_0_part_0.
[INFO MPL-3002] Performing pin alignment on macro cluster top_glue_logic_macro_cluster_1_part_0.
[INFO MPL-3004] Finished pin alignment on macro cluster top_glue_logic_macro_cluster_1_part_0.
[INFO MPL-3002] Performing pin alignment on macro cluster top_glue_logic_macro_cluster_2_part_0.
[INFO MPL-3004] Finished pin alignment on macro cluster top_glue_logic_macro_cluster_2_part_0.
[INFO MPL-3002] Performing pin alignment on macro cluster top_glue_logic_macro_cluster_2_part_1.
[INFO MPL-3004] Finished pin alignment on macro cluster top_glue_logic_macro_cluster_2_part_1.
Finish RTL-MP
No differences found.
