
*** Running vivado
    with args -log DG_granule_model.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DG_granule_model.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source DG_granule_model.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DG_granule_model -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DG_granule_model' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_400' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/clk_400_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_400' (1#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/clk_400_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Izhikevich_model_pipeline_multiple' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
	Parameter para_t_step bound to: 64'b0011111110000100011110101110000101000111101011100001010001111011 
	Parameter para_k bound to: 64'b0011111111011100100111101001111111111110111101110111011100001000 
	Parameter para_a bound to: 64'b0011111101101010110111101000100011101010111111110100111010011010 
	Parameter para_b bound to: 64'b0100000000111000011110100111100111011101000100011010001000011001 
	Parameter para_Vmin bound to: 64'b1100000001010000100111011100110011110111010010101101101010100110 
	Parameter para_d bound to: 64'b0100000001001001000000000000000000000000000000000000000000000000 
	Parameter para_C bound to: 64'b0100000001000011000000000000000000000000000000000000000000000000 
	Parameter para_Vr bound to: 64'b1100000001010011010110011100100101010101001000110001001011101111 
	Parameter para_Vt bound to: 64'b1100000001000110011100110100010100001000111101001010010111110101 
	Parameter para_Vpeak bound to: 64'b0100000000101110111110101011110101110111101000101101101111001000 
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:278]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:279]
INFO: [Synth 8-6157] synthesizing module 'double_sub' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_sub' (2#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:116]
WARNING: [Synth 8-7023] instance 'v_SUB_Vr' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:116]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:125]
WARNING: [Synth 8-7023] instance 'v_SUB_Vt' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:125]
INFO: [Synth 8-6157] synthesizing module 'double_div' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_div' (3#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_div' is unconnected for instance 'h_DIV_C' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:134]
WARNING: [Synth 8-7023] instance 'h_DIV_C' of module 'double_div' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:134]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:143]
WARNING: [Synth 8-7023] instance 'u_SUB_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:143]
INFO: [Synth 8-6157] synthesizing module 'double_mul' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (4#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_MUL_h' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:152]
WARNING: [Synth 8-7023] instance 'a_MUL_h' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:152]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:161]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_MUL_v_sub_Vt' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:161]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:170]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:170]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:179]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_u_sub_i' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:179]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:188]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:188]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:196]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_u' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:196]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:205]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:205]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_h_div_C_mul_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:214]
WARNING: [Synth 8-7023] instance 'v_SUB_h_div_C_mul_u_sub_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:214]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'b_MUL_a_mul_h_mul_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:223]
WARNING: [Synth 8-7023] instance 'b_MUL_a_mul_h_mul_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:223]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_a_mul_h_mul_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:232]
WARNING: [Synth 8-7023] instance 'u_SUB_a_mul_h_mul_u' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:232]
INFO: [Synth 8-6157] synthesizing module 'double_add' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_add' (5#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:241]
WARNING: [Synth 8-7023] instance 'v' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:241]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:250]
WARNING: [Synth 8-7023] instance 'u' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:250]
INFO: [Synth 8-6157] synthesizing module 'double_compare' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_compare' (6#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/.Xil/Vivado-32696-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_compare' is unconnected for instance 'v_GREATER_OR_EQUAL_Vpeak' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:259]
WARNING: [Synth 8-7023] instance 'v_GREATER_OR_EQUAL_Vpeak' of module 'double_compare' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:259]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u_ADD_d' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:268]
WARNING: [Synth 8-7023] instance 'u_ADD_d' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:268]
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:369]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:370]
WARNING: [Synth 8-7137] Register v_reg_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register u_reg_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register spikes_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:376]
WARNING: [Synth 8-4767] Trying to implement RAM 'v_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "v_reg_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'u_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "u_reg_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Izhikevich_model_pipeline_multiple' (7#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DG_granule_model' (8#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.750 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.750 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1566.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_ADD_d'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add/double_add_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_ADD_d'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vt'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vt'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub/double_sub_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare/double_compare_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div/double_div_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul/double_mul_in_context.xdc] for cell 'u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400/clk_400_in_context.xdc] for cell 'inst_clk_400'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400/clk_400_in_context.xdc] for cell 'inst_clk_400'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DG_granule_model_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DG_granule_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DG_granule_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1622.992 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400/clk_400_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400/clk_400_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_ADD_d. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/u_SUB_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_SUB_h_div_C_mul_u_sub_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_DIV_C. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_MUL_h. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/a_mul_h_MUL_v_sub_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/b_MUL_a_mul_h_mul_v_sub_Vr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/h_div_C_MUL_u_sub_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_sub_Vr_MUL_v_sub_Vt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_Izhikevich_model_pipeline_multiple/v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk_400. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 27    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.992 ; gain = 56.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_400        |         1|
|2     |double_sub     |         5|
|3     |double_div     |         1|
|4     |double_mul     |         8|
|5     |double_add     |         3|
|6     |double_compare |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk            |     1|
|2     |double_add     |     3|
|5     |double_compare |     1|
|6     |double_div     |     1|
|7     |double_mul     |     8|
|15    |double_sub     |     5|
|20    |LUT2           |     1|
|21    |LUT3           |    71|
|22    |LUT5           |     4|
|23    |LUT6           |   137|
|24    |FDCE           |  1156|
|25    |FDRE           |   388|
|26    |FDSE           |   128|
|27    |IBUF           |    66|
|28    |OBUF           |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1633.965 ; gain = 10.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1633.965 ; gain = 67.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1637.949 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'DG_granule_model' is not ideal for floorplanning, since the cellview 'Izhikevich_model_pipeline_multiple' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9cada8ca
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1642.109 ; gain = 75.359
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DG_granule_model_utilization_synth.rpt -pb DG_granule_model_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 16:30:20 2023...
