Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" Line 3655: <iobuf> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <MCB_DDR2>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <hdmi_in_0>.
    Set property "BOX_TYPE = user_black_box" for instance <hdmi_out_0>.
    Set property "BOX_TYPE = user_black_box" for instance <pll_module_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_iic_0>.
    Set property "BOX_TYPE = user_black_box" for instance <edid_emu_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_iic_1>.
    Set property "BOX_TYPE = user_black_box" for instance <edid_emu_1>.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 3965: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4609: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl1_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl2_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl3_DBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl1_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl1_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl1_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl1_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl2_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl2_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl2_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl2_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl3_Ready> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl3_Wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl3_UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Sl3_CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <UE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <CE> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4768: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl1_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl2_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl3_DBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl1_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl1_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl1_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl1_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl2_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl2_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl2_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl2_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl3_Ready> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl3_Wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl3_UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Sl3_CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <UE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <CE> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 4887: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC0_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC1_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC1_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC2_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC3_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC4_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC5_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC6_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_B_S_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_D> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_Rem> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_RdFIFO_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_RdFIFO_RdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_RdFIFO_Latency> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC7_MCMIReadData> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Rd_Data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_wr_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_data> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_count> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_SSize> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rdDBus> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rdWdAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_MBusy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_MRdErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_MWrErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_MIRQ> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_ODT> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_Clk> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_Clk_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_CE> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_CS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_ODT> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_BankAddr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_Addr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_DM> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB0_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA0_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL0_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM0_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC0_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC0_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC0_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC0_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB0_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL1_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB1_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA1_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL1_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM1_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC1_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC1_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC1_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC1_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC1_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB1_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL2_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB2_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA2_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL2_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM2_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC2_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC2_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC2_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC2_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC2_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB2_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL3_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB3_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA3_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL3_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM3_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC3_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC3_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC3_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC3_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB3_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL4_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB4_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA4_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL4_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM4_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC4_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC4_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC4_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC4_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB4_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL5_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB5_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA5_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL5_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM5_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC5_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC5_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC5_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC5_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB5_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL6_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB6_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA6_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL6_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM6_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC6_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC6_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC6_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC6_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB6_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_B_M_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_B_S_Control> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <FSL7_B_S_Exists> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SPLB7_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_Rx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_Tx_IntOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_RstOut> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_SOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_EOF> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_SOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_EOP> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_TX_Src_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA7_RX_Dst_Rdy> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDMA_CTRL7_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_AddrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_WrFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_WrFIFO_AlmostFull> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_RdFIFO_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PIM7_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC7_MCMIReadDataValid> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC7_MCMIReadDataErr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <PPC440MC7_MCMIAddrReadyToAccept> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Cmd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Cmd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Cmd_Idle> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Wd_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Wd_Almost_Full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Rd_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <VFBC7_Rd_Almost_Empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_cmd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_cmd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_wr_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_wr_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_wr_underrun> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_wr_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_full> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_empty> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_overflow> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MCB7_rd_error> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_addrAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_wait> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rearbitrate> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_wrDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_wrComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_wrBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rdDAck> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rdComp> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_CTRL_Sl_rdBTerm> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_Clk_Mem_2x_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_Clk_Mem_2x_180_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_Clk_Mem_2x_CE0_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_Clk_Mem_2x_CE90_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_PLL_Lock_bufpll_o> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_Idelayctrl_Rdy_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_InitDone> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_ECC_Intr> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_DCM_PSEN> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <MPMC_DCM_PSINCDEC> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <SDRAM_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR_DQS_Div_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR2_DQS_Div_O> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_RAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_CAS_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_WE_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <DDR3_Reset_n> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <mcbx_dram_ddr3_rst> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 5024: Output port <selfrefresh_mode> of the instance <MCB_DDR2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6804: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Reg_En_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_8> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_9> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_10> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_11> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_12> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_13> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_14> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_15> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_16> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_17> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_18> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_19> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_20> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_21> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_22> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_23> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_24> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_25> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_26> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_27> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_28> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_29> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_30> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Clk_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_TDI_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Capture_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Shift_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Update_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Dbg_Rst_31> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <bscan_ext_tdo> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 6833: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7182: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKFBDCM> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT0> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT1> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT2> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT3> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT4> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUT5> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM0> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM1> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM2> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM3> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM4> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <CLKOUTDCM5> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7262: Output port <LOCKED> of the instance <pll_module_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7284: Output port <Gpo> of the instance <xps_iic_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7338: Output port <MD_error> of the instance <edid_emu_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7418: Output port <Gpo> of the instance <xps_iic_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system.vhd" line 7472: Output port <MD_error> of the instance <edid_emu_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_hdmi_out_0_wrapper.ngc>.
Reading core <../implementation/system_hdmi_in_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_mcb_ddr2_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_pll_module_0_wrapper.ngc>.
Reading core <../implementation/system_xps_iic_0_wrapper.ngc>.
Reading core <../implementation/system_edid_emu_0_wrapper.ngc>.
Reading core <../implementation/system_xps_iic_1_wrapper.ngc>.
Reading core <../implementation/system_edid_emu_1_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Loading core <system_hdmi_out_0_wrapper> for timing and area information for instance <hdmi_out_0>.
Loading core <system_hdmi_in_0_wrapper> for timing and area information for instance <hdmi_in_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_mcb_ddr2_wrapper> for timing and area information for instance <MCB_DDR2>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_pll_module_0_wrapper> for timing and area information for instance <pll_module_0>.
Loading core <system_xps_iic_0_wrapper> for timing and area information for instance <xps_iic_0>.
Loading core <system_edid_emu_0_wrapper> for timing and area information for instance <edid_emu_0>.
Loading core <system_xps_iic_1_wrapper> for timing and area information for instance <xps_iic_1>.
Loading core <system_edid_emu_1_wrapper> for timing and area information for instance <edid_emu_1>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
INFO:Xst:1901 - Instance hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES in unit hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES in unit hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 26.
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/burst_request_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/request_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/burst_request_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/request_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/Rst_topim_2> in Unit <MCB_DDR2> is equivalent to the following 73 FFs/Latches : <MCB_DDR2/Rst_topim_0> <MCB_DDR2/Rst_topim_1> <MCB_DDR2/Rst_tocore_7_2> <MCB_DDR2/Rst_topim_0_1> <MCB_DDR2/Rst_topim_1_1> <MCB_DDR2/Rst_topim_1_2> <MCB_DDR2/Rst_topim_1_3> <MCB_DDR2/Rst_topim_1_4> <MCB_DDR2/Rst_topim_1_5> <MCB_DDR2/Rst_topim_1_6> <MCB_DDR2/Rst_topim_1_7> <MCB_DDR2/Rst_topim_1_8> <MCB_DDR2/Rst_topim_1_9> <MCB_DDR2/Rst_topim_1_10> <MCB_DDR2/Rst_topim_1_11> <MCB_DDR2/Rst_topim_1_12> <MCB_DDR2/Rst_topim_1_13> <MCB_DDR2/Rst_topim_1_14> <MCB_DDR2/Rst_topim_1_15> <MCB_DDR2/Rst_topim_1_16> <MCB_DDR2/Rst_topim_1_17> <MCB_DDR2/Rst_topim_1_18> <MCB_DDR2/Rst_topim_1_19> <MCB_DDR2/Rst_topim_1_20> <MCB_DDR2/Rst_topim_1_21> <MCB_DDR2/Rst_topim_1_22> <MCB_DDR2/Rst_topim_1_23> <MCB_DDR2/Rst_topim_1_24> <MCB_DDR2/Rst_topim_1_25> <MCB_DDR2/Rst_topim_1_26> <MCB_DDR2/Rst_topim_1_27> <MCB_DDR2/Rst_topim_1_28> <MCB_DDR2/Rst_topim_1_29> <MCB_DDR2/Rst_topim_1_30> <MCB_DDR2/Rst_topim_1_31>
   <MCB_DDR2/Rst_topim_1_32> <MCB_DDR2/Rst_topim_1_33> <MCB_DDR2/Rst_topim_1_34> <MCB_DDR2/Rst_topim_2_1> <MCB_DDR2/Rst_topim_2_2> <MCB_DDR2/Rst_topim_2_3> <MCB_DDR2/Rst_topim_2_4> <MCB_DDR2/Rst_topim_2_5> <MCB_DDR2/Rst_topim_2_6> <MCB_DDR2/Rst_topim_2_7> <MCB_DDR2/Rst_topim_2_8> <MCB_DDR2/Rst_topim_2_9> <MCB_DDR2/Rst_topim_2_10> <MCB_DDR2/Rst_topim_2_11> <MCB_DDR2/Rst_topim_2_12> <MCB_DDR2/Rst_topim_2_13> <MCB_DDR2/Rst_topim_2_14> <MCB_DDR2/Rst_topim_2_15> <MCB_DDR2/Rst_topim_2_16> <MCB_DDR2/Rst_topim_2_17> <MCB_DDR2/Rst_topim_2_18> <MCB_DDR2/Rst_topim_2_19> <MCB_DDR2/Rst_topim_2_20> <MCB_DDR2/Rst_topim_2_21> <MCB_DDR2/Rst_topim_2_22> <MCB_DDR2/Rst_topim_2_23> <MCB_DDR2/Rst_topim_2_24> <MCB_DDR2/Rst_topim_2_25> <MCB_DDR2/Rst_topim_2_26> <MCB_DDR2/Rst_topim_2_27> <MCB_DDR2/Rst_topim_2_28> <MCB_DDR2/Rst_topim_2_29> <MCB_DDR2/Rst_topim_2_30> <MCB_DDR2/Rst_topim_2_31> <MCB_DDR2/Rst_topim_2_32> <MCB_DDR2/Rst_topim_2_33> <MCB_DDR2/Rst_topim_2_34> <MCB_DDR2/Rst_topim_2_35> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_0> in Unit <edid_emu_0> is equivalent to the following FF/Latch : <edid_emu_0/USER_LOGIC_I/op_0_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_1> in Unit <edid_emu_0> is equivalent to the following 2 FFs/Latches : <edid_emu_0/USER_LOGIC_I/op_1_1> <edid_emu_0/USER_LOGIC_I/op_1_2> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_3> in Unit <edid_emu_0> is equivalent to the following FF/Latch : <edid_emu_0/USER_LOGIC_I/op_3_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_0> in Unit <edid_emu_1> is equivalent to the following FF/Latch : <edid_emu_1/USER_LOGIC_I/op_0_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_1> in Unit <edid_emu_1> is equivalent to the following 2 FFs/Latches : <edid_emu_1/USER_LOGIC_I/op_1_1> <edid_emu_1/USER_LOGIC_I/op_1_2> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_3> in Unit <edid_emu_1> is equivalent to the following FF/Latch : <edid_emu_1/USER_LOGIC_I/op_3_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1> in Unit <hdmi_out_0> is equivalent to the following 2 FFs/Latches : <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1_1> <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1_2> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_2> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_2_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_1> in Unit <hdmi_out_0> is equivalent to the following FF/Latch : <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_1_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/burst_request_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/request_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/burst_request_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/request_0> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/Rst_topim_2> in Unit <MCB_DDR2> is equivalent to the following 73 FFs/Latches : <MCB_DDR2/Rst_topim_0> <MCB_DDR2/Rst_topim_1> <MCB_DDR2/Rst_tocore_7_2> <MCB_DDR2/Rst_topim_0_1> <MCB_DDR2/Rst_topim_1_1> <MCB_DDR2/Rst_topim_1_2> <MCB_DDR2/Rst_topim_1_3> <MCB_DDR2/Rst_topim_1_4> <MCB_DDR2/Rst_topim_1_5> <MCB_DDR2/Rst_topim_1_6> <MCB_DDR2/Rst_topim_1_7> <MCB_DDR2/Rst_topim_1_8> <MCB_DDR2/Rst_topim_1_9> <MCB_DDR2/Rst_topim_1_10> <MCB_DDR2/Rst_topim_1_11> <MCB_DDR2/Rst_topim_1_12> <MCB_DDR2/Rst_topim_1_13> <MCB_DDR2/Rst_topim_1_14> <MCB_DDR2/Rst_topim_1_15> <MCB_DDR2/Rst_topim_1_16> <MCB_DDR2/Rst_topim_1_17> <MCB_DDR2/Rst_topim_1_18> <MCB_DDR2/Rst_topim_1_19> <MCB_DDR2/Rst_topim_1_20> <MCB_DDR2/Rst_topim_1_21> <MCB_DDR2/Rst_topim_1_22> <MCB_DDR2/Rst_topim_1_23> <MCB_DDR2/Rst_topim_1_24> <MCB_DDR2/Rst_topim_1_25> <MCB_DDR2/Rst_topim_1_26> <MCB_DDR2/Rst_topim_1_27> <MCB_DDR2/Rst_topim_1_28> <MCB_DDR2/Rst_topim_1_29> <MCB_DDR2/Rst_topim_1_30> <MCB_DDR2/Rst_topim_1_31>
   <MCB_DDR2/Rst_topim_1_32> <MCB_DDR2/Rst_topim_1_33> <MCB_DDR2/Rst_topim_1_34> <MCB_DDR2/Rst_topim_2_1> <MCB_DDR2/Rst_topim_2_2> <MCB_DDR2/Rst_topim_2_3> <MCB_DDR2/Rst_topim_2_4> <MCB_DDR2/Rst_topim_2_5> <MCB_DDR2/Rst_topim_2_6> <MCB_DDR2/Rst_topim_2_7> <MCB_DDR2/Rst_topim_2_8> <MCB_DDR2/Rst_topim_2_9> <MCB_DDR2/Rst_topim_2_10> <MCB_DDR2/Rst_topim_2_11> <MCB_DDR2/Rst_topim_2_12> <MCB_DDR2/Rst_topim_2_13> <MCB_DDR2/Rst_topim_2_14> <MCB_DDR2/Rst_topim_2_15> <MCB_DDR2/Rst_topim_2_16> <MCB_DDR2/Rst_topim_2_17> <MCB_DDR2/Rst_topim_2_18> <MCB_DDR2/Rst_topim_2_19> <MCB_DDR2/Rst_topim_2_20> <MCB_DDR2/Rst_topim_2_21> <MCB_DDR2/Rst_topim_2_22> <MCB_DDR2/Rst_topim_2_23> <MCB_DDR2/Rst_topim_2_24> <MCB_DDR2/Rst_topim_2_25> <MCB_DDR2/Rst_topim_2_26> <MCB_DDR2/Rst_topim_2_27> <MCB_DDR2/Rst_topim_2_28> <MCB_DDR2/Rst_topim_2_29> <MCB_DDR2/Rst_topim_2_30> <MCB_DDR2/Rst_topim_2_31> <MCB_DDR2/Rst_topim_2_32> <MCB_DDR2/Rst_topim_2_33> <MCB_DDR2/Rst_topim_2_34> <MCB_DDR2/Rst_topim_2_35> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_C> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_P> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 9 FFs/Latches : <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_0> in Unit <edid_emu_0> is equivalent to the following FF/Latch : <edid_emu_0/USER_LOGIC_I/op_0_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_1> in Unit <edid_emu_0> is equivalent to the following 2 FFs/Latches : <edid_emu_0/USER_LOGIC_I/op_1_1> <edid_emu_0/USER_LOGIC_I/op_1_2> 
INFO:Xst:2260 - The FF/Latch <edid_emu_0/USER_LOGIC_I/op_3> in Unit <edid_emu_0> is equivalent to the following FF/Latch : <edid_emu_0/USER_LOGIC_I/op_3_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_0> in Unit <edid_emu_1> is equivalent to the following FF/Latch : <edid_emu_1/USER_LOGIC_I/op_0_1> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_1> in Unit <edid_emu_1> is equivalent to the following 2 FFs/Latches : <edid_emu_1/USER_LOGIC_I/op_1_1> <edid_emu_1/USER_LOGIC_I/op_1_2> 
INFO:Xst:2260 - The FF/Latch <edid_emu_1/USER_LOGIC_I/op_3> in Unit <edid_emu_1> is equivalent to the following FF/Latch : <edid_emu_1/USER_LOGIC_I/op_3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12270
#      GND                         : 19
#      INV                         : 234
#      LUT1                        : 272
#      LUT2                        : 990
#      LUT3                        : 1604
#      LUT4                        : 1852
#      LUT5                        : 2004
#      LUT6                        : 3024
#      LUT6_2                      : 79
#      MULT_AND                    : 9
#      MUXCY                       : 1021
#      MUXCY_L                     : 218
#      MUXF7                       : 209
#      MUXF8                       : 1
#      VCC                         : 14
#      XORCY                       : 720
# FlipFlops/Latches                : 8450
#      FD                          : 1785
#      FDC                         : 222
#      FDC_1                       : 5
#      FDCE                        : 83
#      FDE                         : 1284
#      FDE_1                       : 8
#      FDP                         : 29
#      FDPE                        : 6
#      FDR                         : 2212
#      FDRE                        : 2662
#      FDRE_1                      : 1
#      FDS                         : 74
#      FDSE                        : 76
#      LD                          : 2
#      LDC                         : 1
# RAMS                             : 362
#      RAM128X1D                   : 64
#      RAM16X1D                    : 182
#      RAM32M                      : 31
#      RAMB16BWER                  : 83
#      RAMB8BWER                   : 2
# Shift Registers                  : 273
#      SRL16                       : 1
#      SRL16E                      : 112
#      SRLC16E                     : 160
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 70
#      BUFIO2                      : 2
#      IBUF                        : 6
#      IBUFDS                      : 8
#      IOBUF                       : 22
#      IOBUFDS                     : 2
#      OBUF                        : 2
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 10
#      DSP48A1                     : 10
# Others                           : 118
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL                      : 3
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 12
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 12
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 4
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            8450  out of  54576    15%  
 Number of Slice LUTs:                11076  out of  27288    40%  
    Number used as Logic:             10059  out of  27288    36%  
    Number used as Memory:             1017  out of   6408    15%  
       Number used as RAM:              744
       Number used as SRL:              273

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14527
   Number with an unused Flip Flop:    6077  out of  14527    41%  
   Number with an unused LUT:          3451  out of  14527    23%  
   Number of fully used LUT-FF pairs:  4999  out of  14527    34%  
   Number of unique control sets:       588

IO Utilization: 
 Number of IOs:                          83
 Number of bonded IOBs:                  67  out of    218    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               84  out of    116    72%  
    Number using Block RAM only:         84
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                     10  out of     58    17%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                   | Clock buffer(FF name)                                                                                             | Load  |
-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1                                                                     | BUFG                                                                                                              | 505   |
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2                                                                     | BUFG                                                                                                              | 174   |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1                                                                       | BUFG                                                                                                              | 853   |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2                                                                       | BUFG                                                                                                              | 167   |
fpga_0_clk_1_sys_clk_pin                                                                                                       | PLL_ADV:CLKOUT2                                                                                                   | 7055  |
net_gnd0                                                                                                                       | NONE(MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_wd_dly_2)                                      | 91    |
MCB_DDR2/DDR2_DQS_Div_O                                                                                                        | NONE(MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_LDC) | 1     |
mdm_0/mdm_0/drck_i                                                                                                             | BUFG                                                                                                              | 209   |
mdm_0/Ext_JTAG_UPDATE                                                                                                          | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
edid_emu_0/edid_emu_0/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o(edid_emu_0/edid_emu_0/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o1:O)| NONE(*)(edid_emu_0/edid_emu_0/USER_LOGIC_I/state_0_LD)                                                            | 1     |
edid_emu_1/edid_emu_1/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o(edid_emu_1/edid_emu_1/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o1:O)| NONE(*)(edid_emu_1/edid_emu_1/USER_LOGIC_I/state_0_LD)                                                            | 1     |
-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 17.107ns (Maximum Frequency: 58.456MHz)
   Minimum input arrival time before clock: 10.656ns
   Maximum output required time after clock: 11.582ns
   Maximum combinational path delay: 4.002ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 6.573ns (frequency: 152.138MHz)
  Total number of paths / destination ports: 5986 / 1159
-------------------------------------------------------------------------
Delay:               6.573ns (Levels of Logic = 4)
  Source:            MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:       MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<2>)
     LUT6:I0->O            2   0.254   0.726  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable_SW0 (N230)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Mmux_Cons_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.573ns (1.843ns logic, 4.730ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 4.561ns (frequency: 219.250MHz)
  Total number of paths / destination ports: 1331 / 212
-------------------------------------------------------------------------
Delay:               4.561ns (Levels of Logic = 2)
  Source:            hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:       hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 to hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.525   1.406  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter<4>)
     LUT5:I0->O            6   0.254   0.984  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_17_o_equal_50_o<4>1 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_17_o_equal_50_o)
     LUT6:I4->O            5   0.250   0.840  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/_n0276_inv1 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/_n0276_inv1)
     FDCE:CE                   0.302          hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      4.561ns (1.331ns logic, 3.230ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 17.107ns (frequency: 58.456MHz)
  Total number of paths / destination ports: 1844603 / 3650
-------------------------------------------------------------------------
Delay:               17.107ns (Levels of Logic = 8)
  Source:            hdmi_in_0/hdmi_in_0/p_cnt_0 (FF)
  Destination:       hdmi_in_0/hdmi_in_0/VFBC_WD_DATA_3 (FF)
  Source Clock:      hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/hdmi_in_0/p_cnt_0 to hdmi_in_0/hdmi_in_0/VFBC_WD_DATA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.525   1.127  hdmi_in_0/p_cnt_0 (hdmi_in_0/p_cnt<0>)
     LUT2:I1->O            6   0.254   0.875  hdmi_in_0/GND_9_o_GND_9_o_sub_84_OUT<1>11 (hdmi_in_0/GND_9_o_GND_9_o_sub_84_OUT<1>)
     DSP48A1:A1->PCOUT47    1   5.228   0.000  hdmi_in_0/Mmult_n0249 (hdmi_in_0/Mmult_n0249_PCOUT_to_Maddsub_n0248_PCIN_47)
     DSP48A1:PCIN47->P8   16   2.645   1.612  hdmi_in_0/Maddsub_n0248 (hdmi_in_0/GND_9_o_PWR_9_o_div_96/Madd_a[11]_b[3]_add_9_OUT_Madd_cy<8>)
     LUT5:I0->O            2   0.254   0.954  hdmi_in_0/GND_9_o_PWR_9_o_div_96/Mmux_a[0]_a[11]_MUX_459_o191 (hdmi_in_0/GND_9_o_PWR_9_o_div_96/a[7]_a[11]_MUX_452_o)
     LUT6:I3->O            1   0.235   0.790  hdmi_in_0/n0223<4>16_SW1 (N135)
     LUT4:I2->O            5   0.250   0.841  hdmi_in_0/n0223<4>16 (hdmi_in_0/n0223<4>)
     LUT6:I5->O            2   0.254   0.954  hdmi_in_0/Mmux_pxl_data109 (hdmi_in_0/Mmux_pxl_data109)
     LUT6:I3->O            2   0.235   0.000  hdmi_in_0/Mmux_pxl_data1014 (hdmi_in_0/pxl_data<3>)
     FDR:D                     0.074          hdmi_in_0/Inst_yoko_vfbc_backend/line_buffer_01_din_3
    ----------------------------------------
    Total                     17.107ns (9.954ns logic, 7.153ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 6.628ns (frequency: 150.875MHz)
  Total number of paths / destination ports: 1712 / 234
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 4)
  Source:            MCB_DDR2/MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       MCB_DDR2/MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: MCB_DDR2/MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to MCB_DDR2/MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   0.766  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N198)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.628ns (1.843ns logic, 4.785ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 8.231ns (frequency: 121.485MHz)
  Total number of paths / destination ports: 632095 / 17403
-------------------------------------------------------------------------
Delay:               10.975ns (Levels of Logic = 22)
  Source:            MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.8X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.8X

  Data Path: MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             55   0.525   2.088  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1)
     LUT6:I3->O            2   0.235   0.834  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Data_Read_B1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/data_read_b)
     LUT6:I4->O            7   0.250   1.138  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/fsl_m_full_i1 (FSL0_B_M_Full)
     end scope: 'MCB_DDR2:FSL0_B_M_Full'
     begin scope: 'microblaze_0:DCACHE_FSL_OUT_FULL'
     LUT3:I0->O            1   0.235   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N_SW0 (N50)
     LUT6:I3->O            1   0.235   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      280   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<9>)
     MUXCY_L:CI->LO      387   0.023   2.446  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT4:I3->O            4   0.254   0.803  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable291 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable29)
     FDRE:R                    0.459          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg
    ----------------------------------------
    Total                     10.975ns (2.757ns logic, 8.219ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'net_gnd0'
  Clock period: 6.628ns (frequency: 150.875MHz)
  Total number of paths / destination ports: 1043 / 173
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 4)
  Source:            MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      net_gnd0 rising
  Destination Clock: net_gnd0 rising

  Data Path: MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   0.766  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N200)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.628ns (1.843ns logic, 4.785ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Clock period: 11.574ns (frequency: 86.401MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               5.787ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling
  Destination Clock: mdm_0/Ext_JTAG_UPDATE rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.250   1.156  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'mdm_0:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.254   0.804  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_483_o_PWR_137_o_MUX_5248_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_483_o_PWR_137_o_MUX_5248_o11)
     LUT4:I3->O           10   0.254   1.007  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.302          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      5.787ns (1.585ns logic, 4.202ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 114 / 107
-------------------------------------------------------------------------
Offset:              4.461ns (Levels of Logic = 1)
  Source:            hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_out_0/Inst_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      4.461ns (0.714ns logic, 3.747ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 90 / 90
-------------------------------------------------------------------------
Offset:              4.461ns (Levels of Logic = 1)
  Source:            hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/bitslip_cnt_0
    ----------------------------------------
    Total                      4.461ns (0.714ns logic, 3.747ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 6922 / 177
-------------------------------------------------------------------------
Offset:              10.656ns (Levels of Logic = 36)
  Source:            hdmi_in_0_SW_pin<2> (PAD)
  Destination:       hdmi_in_0/hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30 (FF)
  Destination Clock: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0_SW_pin<2> to hdmi_in_0/hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.984  hdmi_in_0_SW_pin_2_IBUF (hdmi_in_0_SW_pin_2_IBUF)
     begin scope: 'hdmi_in_0:SW<2>'
     LUT2:I0->O            2   0.250   0.725  hdmi_in_0/Mram_hOffset31 (hdmi_in_0/Mram_hOffset3)
     DSP48A1:A3->P0        2   5.220   0.726  hdmi_in_0/Maddsub_hOffset[7]_PWR_9_o_MuLt_3_OUT (hdmi_in_0/frame_base_addr<0>)
     LUT5:I4->O            1   0.254   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_lut<0> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<0> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<1> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<2> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<3> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<4> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<5> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<6> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<7> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<8> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<9> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<10> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<11> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<12> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<13> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<14> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<15> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<16> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<17> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<18> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<19> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<20> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<21> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<22> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<23> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<24> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<25> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<26> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<27> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<28> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<28>)
     MUXCY:CI->O           0   0.023   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<29> (hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_cy<29>)
     XORCY:CI->O           1   0.206   0.000  hdmi_in_0/Inst_yoko_vfbc_backend/Mmux_frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT_rs_xor<30> (hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr[31]_frame_buffer_select[1]_mux_54_OUT<30>)
     FDE:D                     0.074          hdmi_in_0/Inst_yoko_vfbc_backend/frame_base_addr_30
    ----------------------------------------
    Total                     10.656ns (8.221ns logic, 2.435ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 113 / 113
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           29   0.000   1.469  hdmi_in_0/Inst_dvi_decoder/ioclk_buf (hdmi_in_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            101   0.255   2.211  hdmi_in_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_in_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_in_0/Inst_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      4.394ns (0.714ns logic, 3.680ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 651 / 591
-------------------------------------------------------------------------
Offset:              5.358ns (Levels of Logic = 4)
  Source:            MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.8X

  Data Path: MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          7   0.000   1.340  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT5:I0->O           32   0.254   1.520  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_AddrAck1 (MCB_DDR2/NPI_AddrAck<0>)
     LUT6:I5->O            1   0.254   0.682  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2)
     LUT6:I5->O            2   0.254   0.726  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>5 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>)
     LUT4:I3->O            1   0.254   0.000  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o)
     FD:D                      0.074          MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      5.358ns (1.090ns logic, 4.268ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.254   1.317  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.828ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.374  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (mdm_0/sel)
     LUT5:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.828ns (1.983ns logic, 6.845ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 768 / 272
-------------------------------------------------------------------------
Offset:              9.284ns (Levels of Logic = 14)
  Source:            MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.8X

  Data Path: MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             55   0.525   2.088  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1)
     LUT6:I3->O            2   0.235   0.834  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Data_Read_B1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/data_read_b)
     LUT6:I4->O            7   0.250   1.138  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/fsl_m_full_i1 (FSL0_B_M_Full)
     end scope: 'MCB_DDR2:FSL0_B_M_Full'
     begin scope: 'microblaze_0:DCACHE_FSL_OUT_FULL'
     LUT3:I0->O            1   0.235   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N_SW0 (N50)
     LUT6:I3->O            1   0.235   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      235   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      280   0.023   2.434  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      9.284ns (1.881ns logic, 7.403ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            hdmi_in_0/hdmi_in_0/clk_pulse (FF)
  Destination:       hdmi_in_0_LED_pin (PAD)
  Source Clock:      hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/hdmi_in_0/clk_pulse to hdmi_in_0_LED_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  hdmi_in_0/clk_pulse (LED)
     end scope: 'hdmi_in_0:LED'
     OBUF:I->O                 2.912          hdmi_in_0_LED_pin_OBUF (hdmi_in_0_LED_pin)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              1.365ns (Levels of Logic = 0)
  Source:            hdmi_out_0/hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 (FF)
  Destination:       hdmi_out_0/hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_m:D1 (PAD)
  Source Clock:      hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 to hdmi_out_0/hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 (hdmi_out_0/Inst_dvi_out_native/tmdsclkint<0>)
    OSERDES2:D1                0.000          hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_s
    ----------------------------------------
    Total                      1.365ns (0.525ns logic, 0.840ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.290ns (Levels of Logic = 0)
  Source:            hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int (FF)
  Destination:       hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int to hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int (hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          hdmi_in_0/Inst_dvi_decoder/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.290ns (0.525ns logic, 0.765ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/Ext_JTAG_UPDATE falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.250   0.910  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.962ns (2.022ns logic, 5.940ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              11.582ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.525   1.917  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                     11.582ns (2.534ns logic, 9.048ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 894 / 823
-------------------------------------------------------------------------
Delay:               4.002ns (Levels of Logic = 1)
  Source:            hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
    ISERDES2:RST               0.000          hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      4.002ns (0.255ns logic, 3.747ns route)
                                       (6.4% logic, 93.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
MCB_DDR2/DDR2_DQS_Div_O                                      |         |    8.492|         |         |
edid_emu_0/edid_emu_0/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o|         |    7.331|         |         |
edid_emu_1/edid_emu_1/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o|         |    7.331|         |         |
fpga_0_clk_1_sys_clk_pin                                     |   10.975|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1     |    2.216|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2     |    1.402|         |         |         |
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1   |    2.216|         |         |         |
mdm_0/Ext_JTAG_UPDATE                                        |    4.371|    3.446|         |         |
mdm_0/mdm_0/drck_i                                           |    5.387|         |         |         |
net_gnd0                                                     |    1.402|         |         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin                                |    1.696|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|   17.107|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin                                |    1.696|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    4.410|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    6.628|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin                                  |    1.696|         |         |         |
hdmi_in_0/hdmi_in_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1  |    5.972|         |         |         |
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    6.573|         |         |         |
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    1.937|         |         |         |
hdmi_out_0/hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    4.561|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/Ext_JTAG_UPDATE
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    2.723|         |         |         |
mdm_0/Ext_JTAG_UPDATE   |         |    5.787|    9.199|         |
mdm_0/mdm_0/drck_i      |    1.439|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    6.125|         |         |         |
mdm_0/Ext_JTAG_UPDATE   |         |    5.808|    3.344|         |
mdm_0/mdm_0/drck_i      |    2.860|    4.093|    3.740|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock net_gnd0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    1.696|         |         |         |
net_gnd0                |    6.628|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.81 secs
 
--> 


Total memory usage is 626428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    : 1516 (   0 filtered)

