include mapped_io
include usart
include timer

const
  PINA*          = MappedIoRegister[uint8](0x20)
  DDRA*          = MappedIoRegister[uint8](0x21)
  PORTA*         = MappedIoRegister[uint8](0x22)
  PINB*          = MappedIoRegister[uint8](0x23)
  DDRB*          = MappedIoRegister[uint8](0x24)
  PORTB*         = MappedIoRegister[uint8](0x25)
  PINC*          = MappedIoRegister[uint8](0x26)
  DDRC*          = MappedIoRegister[uint8](0x27)
  PORTC*         = MappedIoRegister[uint8](0x28)
  PIND*          = MappedIoRegister[uint8](0x29)
  DDRD*          = MappedIoRegister[uint8](0x2A)
  PORTD*         = MappedIoRegister[uint8](0x2B)
  PINE*          = MappedIoRegister[uint8](0x2C)
  DDRE*          = MappedIoRegister[uint8](0x2D)
  PORTE*         = MappedIoRegister[uint8](0x2E)
  PINF*          = MappedIoRegister[uint8](0x2F)
  DDRF*          = MappedIoRegister[uint8](0x30)
  PORTF*         = MappedIoRegister[uint8](0x31)
  PING*          = MappedIoRegister[uint8](0x32)
  DDRG*          = MappedIoRegister[uint8](0x33)
  PORTG*         = MappedIoRegister[uint8](0x34)
  TIFR0*         = MappedIoRegister[uint8](0x35)
  TIFR1*         = MappedIoRegister[uint8](0x36)
  TIFR2*         = MappedIoRegister[uint8](0x37)
  TIFR3*         = MappedIoRegister[uint8](0x38)
  TIFR4*         = MappedIoRegister[uint8](0x39)
  TIFR5*         = MappedIoRegister[uint8](0x3A)
  PCIFR*         = MappedIoRegister[uint8](0x3B)
  EIFR*          = MappedIoRegister[uint8](0x3C)
  EIMSK*         = MappedIoRegister[uint8](0x3D)
  GPIOR0*        = MappedIoRegister[uint8](0x3E)
  EECR*          = MappedIoRegister[uint8](0x3F)
  EEDR*          = MappedIoRegister[uint8](0x40)
  EEAR*          = MappedIoRegister[uint16](0x41)
  EEARL*         = MappedIoRegister[uint8](0x41)
  EEARH*         = MappedIoRegister[uint8](0x42)
  GTCCR*         = MappedIoRegister[uint8](0x43)
  TCCR0A*        = MappedIoRegister[uint8](0x44)
  TCCR0B*        = MappedIoRegister[uint8](0x45)
  TCNT0*         = MappedIoRegister[uint8](0x46)
  OCR0A*         = MappedIoRegister[uint8](0x47)
  OCR0B*         = MappedIoRegister[uint8](0x48)
  GPIOR1*        = MappedIoRegister[uint8](0x4A)
  GPIOR2*        = MappedIoRegister[uint8](0x4B)
  SPCR*          = MappedIoRegister[uint8](0x4C)
  SPSR*          = MappedIoRegister[uint8](0x4D)
  SPDR*          = MappedIoRegister[uint8](0x4E)
  ACSR*          = MappedIoRegister[uint8](0x50)
  OCDR*          = MappedIoRegister[uint8](0x51)
  SMCR*          = MappedIoRegister[uint8](0x53)
  MCUSR*         = MappedIoRegister[uint8](0x54)
  MCUCR*         = MappedIoRegister[uint8](0x55)
  SPMCSR*        = MappedIoRegister[uint8](0x57)
  RAMPZ*         = MappedIoRegister[uint8](0x5B)
  SP*            = MappedIoRegister[uint16](0x5D)
  SPL*           = MappedIoRegister[uint8](0x5D)
  SPH*           = MappedIoRegister[uint8](0x5E)
  SREG*          = MappedIoRegister[uint8](0x5F)
  WDTCSR*        = MappedIoRegister[uint8](0x60)
  CLKPR*         = MappedIoRegister[uint8](0x61)
  PRR2*          = MappedIoRegister[uint8](0x63)
  PRR0*          = MappedIoRegister[uint8](0x64)
  PRR1*          = MappedIoRegister[uint8](0x65)
  OSCCAL*        = MappedIoRegister[uint8](0x66)
  BGCR*          = MappedIoRegister[uint8](0x67)
  PCICR*         = MappedIoRegister[uint8](0x68)
  EICRA*         = MappedIoRegister[uint8](0x69)
  EICRB*         = MappedIoRegister[uint8](0x6A)
  PCMSK0*        = MappedIoRegister[uint8](0x6B)
  PCMSK1*        = MappedIoRegister[uint8](0x6C)
  PCMSK2*        = MappedIoRegister[uint8](0x6D)
  TIMSK0*        = MappedIoRegister[uint8](0x6E)
  TIMSK1*        = MappedIoRegister[uint8](0x6F)
  TIMSK2*        = MappedIoRegister[uint8](0x70)
  TIMSK3*        = MappedIoRegister[uint8](0x71)
  TIMSK4*        = MappedIoRegister[uint8](0x72)
  TIMSK5*        = MappedIoRegister[uint8](0x73)
  NEMCR*         = MappedIoRegister[uint8](0x75)
  ADCSRC*        = MappedIoRegister[uint8](0x77)
  ADC*           = MappedIoRegister[uint16](0x78)
  ADCL*          = MappedIoRegister[uint8](0x78)
  ADCH*          = MappedIoRegister[uint8](0x79)
  ADCSRA*        = MappedIoRegister[uint8](0x7A)
  ADCSRB*        = MappedIoRegister[uint8](0x7B)
  ADMUX*         = MappedIoRegister[uint8](0x7C)
  DIDR2*         = MappedIoRegister[uint8](0x7D)
  DIDR0*         = MappedIoRegister[uint8](0x7E)
  DIDR1*         = MappedIoRegister[uint8](0x7F)
  TCCR1A*        = MappedIoRegister[uint8](0x80)
  TCCR1B*        = MappedIoRegister[uint8](0x81)
  TCCR1C*        = MappedIoRegister[uint8](0x82)
  TCNT1*         = MappedIoRegister[uint16](0x84)
  TCNT1L*        = MappedIoRegister[uint8](0x84)
  TCNT1H*        = MappedIoRegister[uint8](0x85)
  ICR1*          = MappedIoRegister[uint16](0x86)
  ICR1L*         = MappedIoRegister[uint8](0x86)
  ICR1H*         = MappedIoRegister[uint8](0x87)
  OCR1A*         = MappedIoRegister[uint16](0x88)
  OCR1AL*        = MappedIoRegister[uint8](0x88)
  OCR1AH*        = MappedIoRegister[uint8](0x89)
  OCR1B*         = MappedIoRegister[uint16](0x8A)
  OCR1BL*        = MappedIoRegister[uint8](0x8A)
  OCR1BH*        = MappedIoRegister[uint8](0x8B)
  OCR1C*         = MappedIoRegister[uint16](0x8C)
  OCR1CL*        = MappedIoRegister[uint8](0x8C)
  OCR1CH*        = MappedIoRegister[uint8](0x8D)
  TCCR3A*        = MappedIoRegister[uint8](0x90)
  TCCR3B*        = MappedIoRegister[uint8](0x91)
  TCCR3C*        = MappedIoRegister[uint8](0x92)
  TCNT3*         = MappedIoRegister[uint16](0x94)
  TCNT3L*        = MappedIoRegister[uint8](0x94)
  TCNT3H*        = MappedIoRegister[uint8](0x95)
  ICR3*          = MappedIoRegister[uint16](0x96)
  ICR3L*         = MappedIoRegister[uint8](0x96)
  ICR3H*         = MappedIoRegister[uint8](0x97)
  OCR3A*         = MappedIoRegister[uint16](0x98)
  OCR3AL*        = MappedIoRegister[uint8](0x98)
  OCR3AH*        = MappedIoRegister[uint8](0x99)
  OCR3B*         = MappedIoRegister[uint16](0x9A)
  OCR3BL*        = MappedIoRegister[uint8](0x9A)
  OCR3BH*        = MappedIoRegister[uint8](0x9B)
  OCR3C*         = MappedIoRegister[uint16](0x9C)
  OCR3CL*        = MappedIoRegister[uint8](0x9C)
  OCR3CH*        = MappedIoRegister[uint8](0x9D)
  TCCR4A*        = MappedIoRegister[uint8](0xA0)
  TCCR4B*        = MappedIoRegister[uint8](0xA1)
  TCCR4C*        = MappedIoRegister[uint8](0xA2)
  TCNT4*         = MappedIoRegister[uint16](0xA4)
  TCNT4L*        = MappedIoRegister[uint8](0xA4)
  TCNT4H*        = MappedIoRegister[uint8](0xA5)
  ICR4*          = MappedIoRegister[uint16](0xA6)
  ICR4L*         = MappedIoRegister[uint8](0xA6)
  ICR4H*         = MappedIoRegister[uint8](0xA7)
  OCR4A*         = MappedIoRegister[uint16](0xA8)
  OCR4AL*        = MappedIoRegister[uint8](0xA8)
  OCR4AH*        = MappedIoRegister[uint8](0xA9)
  OCR4B*         = MappedIoRegister[uint16](0xAA)
  OCR4BL*        = MappedIoRegister[uint8](0xAA)
  OCR4BH*        = MappedIoRegister[uint8](0xAB)
  OCR4C*         = MappedIoRegister[uint16](0xAC)
  OCR4CL*        = MappedIoRegister[uint8](0xAC)
  OCR4CH*        = MappedIoRegister[uint8](0xAD)
  TCCR2A*        = MappedIoRegister[uint8](0xB0)
  TCCR2B*        = MappedIoRegister[uint8](0xB1)
  TCNT2*         = MappedIoRegister[uint8](0xB2)
  OCR2A*         = MappedIoRegister[uint8](0xB3)
  OCR2B*         = MappedIoRegister[uint8](0xB4)
  ASSR*          = MappedIoRegister[uint8](0xB6)
  TWBR*          = MappedIoRegister[uint8](0xB8)
  TWSR*          = MappedIoRegister[uint8](0xB9)
  TWAR*          = MappedIoRegister[uint8](0xBA)
  TWDR*          = MappedIoRegister[uint8](0xBB)
  TWCR*          = MappedIoRegister[uint8](0xBC)
  TWAMR*         = MappedIoRegister[uint8](0xBD)
  IRQ_MASK1*     = MappedIoRegister[uint8](0xBE)
  IRQ_STATUS1*   = MappedIoRegister[uint8](0xBF)
  UCSR0A*        = MappedIoRegister[uint8](0xC0)
  UCSR0B*        = MappedIoRegister[uint8](0xC1)
  UCSR0C*        = MappedIoRegister[uint8](0xC2)
  UBRR0*         = MappedIoRegister[uint16](0xC4)
  UBRR0L*        = MappedIoRegister[uint8](0xC4)
  UBRR0H*        = MappedIoRegister[uint8](0xC5)
  UDR0*          = MappedIoRegister[uint8](0xC6)
  UCSR1A*        = MappedIoRegister[uint8](0xC8)
  UCSR1B*        = MappedIoRegister[uint8](0xC9)
  UCSR1C*        = MappedIoRegister[uint8](0xCA)
  UBRR1*         = MappedIoRegister[uint16](0xCC)
  UBRR1L*        = MappedIoRegister[uint8](0xCC)
  UBRR1H*        = MappedIoRegister[uint8](0xCD)
  UDR1*          = MappedIoRegister[uint8](0xCE)
  SCRSTRLL*      = MappedIoRegister[uint8](0xD7)
  SCRSTRLH*      = MappedIoRegister[uint8](0xD8)
  SCRSTRHL*      = MappedIoRegister[uint8](0xD9)
  SCRSTRHH*      = MappedIoRegister[uint8](0xDA)
  SCCSR*         = MappedIoRegister[uint8](0xDB)
  SCCR0*         = MappedIoRegister[uint8](0xDC)
  SCCR1*         = MappedIoRegister[uint8](0xDD)
  SCSR*          = MappedIoRegister[uint8](0xDE)
  SCIRQM*        = MappedIoRegister[uint8](0xDF)
  SCIRQS*        = MappedIoRegister[uint8](0xE0)
  SCCNTLL*       = MappedIoRegister[uint8](0xE1)
  SCCNTLH*       = MappedIoRegister[uint8](0xE2)
  SCCNTHL*       = MappedIoRegister[uint8](0xE3)
  SCCNTHH*       = MappedIoRegister[uint8](0xE4)
  SCBTSRLL*      = MappedIoRegister[uint8](0xE5)
  SCBTSRLH*      = MappedIoRegister[uint8](0xE6)
  SCBTSRHL*      = MappedIoRegister[uint8](0xE7)
  SCBTSRHH*      = MappedIoRegister[uint8](0xE8)
  SCTSRLL*       = MappedIoRegister[uint8](0xE9)
  SCTSRLH*       = MappedIoRegister[uint8](0xEA)
  SCTSRHL*       = MappedIoRegister[uint8](0xEB)
  SCTSRHH*       = MappedIoRegister[uint8](0xEC)
  SCOCR3LL*      = MappedIoRegister[uint8](0xED)
  SCOCR3LH*      = MappedIoRegister[uint8](0xEE)
  SCOCR3HL*      = MappedIoRegister[uint8](0xEF)
  SCOCR3HH*      = MappedIoRegister[uint8](0xF0)
  SCOCR2LL*      = MappedIoRegister[uint8](0xF1)
  SCOCR2LH*      = MappedIoRegister[uint8](0xF2)
  SCOCR2HL*      = MappedIoRegister[uint8](0xF3)
  SCOCR2HH*      = MappedIoRegister[uint8](0xF4)
  SCOCR1LL*      = MappedIoRegister[uint8](0xF5)
  SCOCR1LH*      = MappedIoRegister[uint8](0xF6)
  SCOCR1HL*      = MappedIoRegister[uint8](0xF7)
  SCOCR1HH*      = MappedIoRegister[uint8](0xF8)
  SCTSTRLL*      = MappedIoRegister[uint8](0xF9)
  SCTSTRLH*      = MappedIoRegister[uint8](0xFA)
  SCTSTRHL*      = MappedIoRegister[uint8](0xFB)
  SCTSTRHH*      = MappedIoRegister[uint8](0xFC)
  MAFCR0*        = MappedIoRegister[uint8](0x10C)
  MAFCR1*        = MappedIoRegister[uint8](0x10D)
  MAFSA0L*       = MappedIoRegister[uint8](0x10E)
  MAFSA0H*       = MappedIoRegister[uint8](0x10F)
  MAFPA0L*       = MappedIoRegister[uint8](0x110)
  MAFPA0H*       = MappedIoRegister[uint8](0x111)
  MAFSA1L*       = MappedIoRegister[uint8](0x112)
  MAFSA1H*       = MappedIoRegister[uint8](0x113)
  MAFPA1L*       = MappedIoRegister[uint8](0x114)
  MAFPA1H*       = MappedIoRegister[uint8](0x115)
  MAFSA2L*       = MappedIoRegister[uint8](0x116)
  MAFSA2H*       = MappedIoRegister[uint8](0x117)
  MAFPA2L*       = MappedIoRegister[uint8](0x118)
  MAFPA2H*       = MappedIoRegister[uint8](0x119)
  MAFSA3L*       = MappedIoRegister[uint8](0x11A)
  MAFSA3H*       = MappedIoRegister[uint8](0x11B)
  MAFPA3L*       = MappedIoRegister[uint8](0x11C)
  MAFPA3H*       = MappedIoRegister[uint8](0x11D)
  TCCR5A*        = MappedIoRegister[uint8](0x120)
  TCCR5B*        = MappedIoRegister[uint8](0x121)
  TCCR5C*        = MappedIoRegister[uint8](0x122)
  TCNT5*         = MappedIoRegister[uint16](0x124)
  TCNT5L*        = MappedIoRegister[uint8](0x124)
  TCNT5H*        = MappedIoRegister[uint8](0x125)
  ICR5*          = MappedIoRegister[uint16](0x126)
  ICR5L*         = MappedIoRegister[uint8](0x126)
  ICR5H*         = MappedIoRegister[uint8](0x127)
  OCR5A*         = MappedIoRegister[uint16](0x128)
  OCR5AL*        = MappedIoRegister[uint8](0x128)
  OCR5AH*        = MappedIoRegister[uint8](0x129)
  OCR5B*         = MappedIoRegister[uint16](0x12A)
  OCR5BL*        = MappedIoRegister[uint8](0x12A)
  OCR5BH*        = MappedIoRegister[uint8](0x12B)
  OCR5C*         = MappedIoRegister[uint16](0x12C)
  OCR5CL*        = MappedIoRegister[uint8](0x12C)
  OCR5CH*        = MappedIoRegister[uint8](0x12D)
  LLCR*          = MappedIoRegister[uint8](0x12F)
  LLDRL*         = MappedIoRegister[uint8](0x130)
  LLDRH*         = MappedIoRegister[uint8](0x131)
  DRTRAM3*       = MappedIoRegister[uint8](0x132)
  DRTRAM2*       = MappedIoRegister[uint8](0x133)
  DRTRAM1*       = MappedIoRegister[uint8](0x134)
  DRTRAM0*       = MappedIoRegister[uint8](0x135)
  DPDS0*         = MappedIoRegister[uint8](0x136)
  DPDS1*         = MappedIoRegister[uint8](0x137)
  PARCR*         = MappedIoRegister[uint8](0x138)
  TRXPR*         = MappedIoRegister[uint8](0x139)
  AES_CTRL*      = MappedIoRegister[uint8](0x13C)
  AES_STATUS*    = MappedIoRegister[uint8](0x13D)
  AES_STATE*     = MappedIoRegister[uint8](0x13E)
  AES_KEY*       = MappedIoRegister[uint8](0x13F)
  TRX_STATUS*    = MappedIoRegister[uint8](0x141)
  TRX_STATE*     = MappedIoRegister[uint8](0x142)
  TRX_CTRL_0*    = MappedIoRegister[uint8](0x143)
  TRX_CTRL_1*    = MappedIoRegister[uint8](0x144)
  PHY_TX_PWR*    = MappedIoRegister[uint8](0x145)
  PHY_RSSI*      = MappedIoRegister[uint8](0x146)
  PHY_ED_LEVEL*  = MappedIoRegister[uint8](0x147)
  PHY_CC_CCA*    = MappedIoRegister[uint8](0x148)
  CCA_THRES*     = MappedIoRegister[uint8](0x149)
  RX_CTRL*       = MappedIoRegister[uint8](0x14A)
  SFD_VALUE*     = MappedIoRegister[uint8](0x14B)
  TRX_CTRL_2*    = MappedIoRegister[uint8](0x14C)
  ANT_DIV*       = MappedIoRegister[uint8](0x14D)
  IRQ_MASK*      = MappedIoRegister[uint8](0x14E)
  IRQ_STATUS*    = MappedIoRegister[uint8](0x14F)
  VREG_CTRL*     = MappedIoRegister[uint8](0x150)
  BATMON*        = MappedIoRegister[uint8](0x151)
  XOSC_CTRL*     = MappedIoRegister[uint8](0x152)
  CC_CTRL_0*     = MappedIoRegister[uint8](0x153)
  CC_CTRL_1*     = MappedIoRegister[uint8](0x154)
  RX_SYN*        = MappedIoRegister[uint8](0x155)
  TRX_RPC*       = MappedIoRegister[uint8](0x156)
  XAH_CTRL_1*    = MappedIoRegister[uint8](0x157)
  FTN_CTRL*      = MappedIoRegister[uint8](0x158)
  PLL_CF*        = MappedIoRegister[uint8](0x15A)
  PLL_DCU*       = MappedIoRegister[uint8](0x15B)
  PART_NUM*      = MappedIoRegister[uint8](0x15C)
  VERSION_NUM*   = MappedIoRegister[uint8](0x15D)
  MAN_ID_0*      = MappedIoRegister[uint8](0x15E)
  MAN_ID_1*      = MappedIoRegister[uint8](0x15F)
  SHORT_ADDR_0*  = MappedIoRegister[uint8](0x160)
  SHORT_ADDR_1*  = MappedIoRegister[uint8](0x161)
  PAN_ID_0*      = MappedIoRegister[uint8](0x162)
  PAN_ID_1*      = MappedIoRegister[uint8](0x163)
  IEEE_ADDR_0*   = MappedIoRegister[uint8](0x164)
  IEEE_ADDR_1*   = MappedIoRegister[uint8](0x165)
  IEEE_ADDR_2*   = MappedIoRegister[uint8](0x166)
  IEEE_ADDR_3*   = MappedIoRegister[uint8](0x167)
  IEEE_ADDR_4*   = MappedIoRegister[uint8](0x168)
  IEEE_ADDR_5*   = MappedIoRegister[uint8](0x169)
  IEEE_ADDR_6*   = MappedIoRegister[uint8](0x16A)
  IEEE_ADDR_7*   = MappedIoRegister[uint8](0x16B)
  XAH_CTRL_0*    = MappedIoRegister[uint8](0x16C)
  CSMA_SEED_0*   = MappedIoRegister[uint8](0x16D)
  CSMA_SEED_1*   = MappedIoRegister[uint8](0x16E)
  CSMA_BE*       = MappedIoRegister[uint8](0x16F)
  TST_CTRL_DIGI* = MappedIoRegister[uint8](0x176)
  TST_RX_LENGTH* = MappedIoRegister[uint8](0x17B)
  TRXFBST*       = MappedIoRegister[uint8](0x180)
  TRXFBEND*      = MappedIoRegister[uint8](0x1FF)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portc* = Port(direction: DDRC, output: PORTC, input: PINC)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)
  portf* = Port(direction: DDRF, output: PORTF, input: PINF)
  portg* = Port(direction: DDRG, output: PORTG, input: PING)

