// Seed: 1582708745
module module_0;
  parameter id_1 = 1;
  wand id_2, id_3;
  wor id_4, id_5;
  assign id_3 = {-1, id_3, id_3, ~^ -1, {-1, {id_4, id_1 != id_4}, id_3}, id_2, 1};
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  or primCall (id_1, id_10, id_11, id_12, id_2, id_6, id_7, id_8, id_9);
  wire id_7;
  assign id_3 = 1;
  logic [7:0][-1] id_8 = 1;
  wire id_9;
  bit id_10;
  uwire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13, id_14, id_15;
  always
    if (!id_11) id_5 <= id_11 == id_11;
    else id_4 <= id_10;
endmodule
