# RISC-V_edx_course
Building a RISC-V CPU core

Welcome!

Building a RISC-V CPU Core using TL-verilog on Makerchip platform.

https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FLF-Building-a-RISC-V-CPU-Core%2Fmaster%2Frisc-v_shell.tlv

PC -LOGIC:

![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/592a421c-d2f0-41c0-9672-d74c2f1d5d82)

Instruction Memory and Decode Logic:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/fcd0f2e9-bce5-4350-91fa-f983101b184f)
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/6d3d8208-7d01-4262-bba6-9a4822dd4103)
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/beb788d9-4610-4401-ba78-d51cb5120653)






