GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_dpb\gowin_dpb_16k.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_sp\gowin_sp_16k.v'
Compiling module 'top'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":785)
Compiling module 'Gowin_DPB_16k'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_dpb\gowin_dpb_16k.v":10)
Compiling module 'arduino_io'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":7)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":144)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":177)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":216)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":249)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":288)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":321)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":360)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":393)
Compiling module 'Gowin_SP16k'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_sp\gowin_sp_16k.v":10)
Compiling module 'central_processor'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":438)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":676)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":714)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "mem_src_reset" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":450)
WARN  (EX0211) : The output port "mem_key_clk" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":456)
WARN  (EX0211) : The output port "mem_key_oce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":457)
WARN  (EX0211) : The output port "mem_key_ce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":458)
WARN  (EX0211) : The output port "mem_key_reset" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":459)
WARN  (EX0211) : The output port "mem_key_wre" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":460)
WARN  (EX0211) : The output port "mem_key_ad[13]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[12]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[11]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[10]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[9]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[8]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_ad[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":461)
WARN  (EX0211) : The output port "mem_key_din[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_key_din[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":462)
WARN  (EX0211) : The output port "mem_cmd_reset" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":468)
WARN  (EX0211) : The output port "mem_cmd_wre" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":469)
WARN  (EX0211) : The output port "mem_cmd_din[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_cmd_din[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":471)
WARN  (EX0211) : The output port "mem_dst_clk" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":474)
WARN  (EX0211) : The output port "mem_dst_oce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":475)
WARN  (EX0211) : The output port "mem_dst_ce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":476)
WARN  (EX0211) : The output port "mem_dst_reset" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":477)
WARN  (EX0211) : The output port "mem_dst_wre" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":478)
WARN  (EX0211) : The output port "mem_dst_ad[13]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[12]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[11]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[10]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[9]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[8]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_ad[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":479)
WARN  (EX0211) : The output port "mem_dst_din[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_dst_din[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":480)
WARN  (EX0211) : The output port "mem_ram_clk" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":483)
WARN  (EX0211) : The output port "mem_ram_oce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":484)
WARN  (EX0211) : The output port "mem_ram_ce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":485)
WARN  (EX0211) : The output port "mem_ram_reset" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":486)
WARN  (EX0211) : The output port "mem_ram_wre" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":487)
WARN  (EX0211) : The output port "mem_ram_ad[13]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[12]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[11]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[10]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[9]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[8]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_ad[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":488)
WARN  (EX0211) : The output port "mem_ram_din[7]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[6]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[5]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[4]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[3]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[2]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[1]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
WARN  (EX0211) : The output port "mem_ram_din[0]" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":489)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_SP16k" instantiated to "bankmem_ram" is swept in optimizing("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1036)
[95%] Generate netlist file "C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\impl\gwsynthesis\arduino_io_tang.vg" completed
[100%] Generate report file "C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\impl\gwsynthesis\arduino_io_tang_syn.rpt.html" completed
GowinSynthesis finish
