<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: csr_regfile</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_csr_regfile'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_csr_regfile')">csr_regfile</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.78</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod83.html#Cond" > 97.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('cva6/core/csr_regfile.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/12/riscv/nonsecure/cva6/core/csr_regfile.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod83.html#inst_tag_233"  onclick="showContent('inst_tag_233')">uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.csr_regfile_i</a></td>
<td class="s9 cl rt"> 98.78</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod83.html#Cond" > 97.56</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_csr_regfile'>
<hr>
<a name="inst_tag_233"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_233" >uvmt_cva6_tb.cva6_dut_wrap.cva6_tb_wrapper_i.cva6_only_pipeline.i_cva6_pipeline.csr_regfile_i</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.78</td>
<td class="s10 cl rt"><a href="mod83.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod83.html#Cond" > 97.56</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.56</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod38.html#inst_tag_151" >cva6_only_pipeline.i_cva6_pipeline</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>ASSERT</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_csr_regfile'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod83.html" >csr_regfile</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>549</td><td>549</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>379</td><td>159</td><td>159</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>933</td><td>272</td><td>272</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2239</td><td>21</td><td>21</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2303</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2415</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2448</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2462</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2518</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2616</td><td>57</td><td>57</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2781</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2781</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
378                         // a read access exception can only occur if we attempt to read a CSR which does not exist
379        1/1              read_access_exception = 1'b0;
380        1/1              virtual_read_access_exception = 1'b0;
381        1/1              csr_rdata = '0;
382        1/1              perf_addr_o = csr_addr.address[11:0];
383        1/1              if (csr_read) begin
384        1/1                unique case (conv_csr_addr.address)
385                             riscv::CSR_FFLAGS: begin
386        1/1                    if (fp_csrs_usable) begin
387        <font color = "grey">unreachable  </font>            csr_rdata = {{CVA6Cfg.XLEN - 5{1'b0}}, fcsr_q.fflags};
388                               end else begin
389        1/1                      read_access_exception = 1'b1;
390                               end
391                             end
392                             riscv::CSR_FRM: begin
393        1/1                    if (fp_csrs_usable) begin
394        <font color = "grey">unreachable  </font>            csr_rdata = {{CVA6Cfg.XLEN - 3{1'b0}}, fcsr_q.frm};
395                               end else begin
396        1/1                      read_access_exception = 1'b1;
397                               end
398                             end
399                             riscv::CSR_FCSR: begin
400        1/1                    if (fp_csrs_usable) begin
401        <font color = "grey">unreachable  </font>            csr_rdata = {{CVA6Cfg.XLEN - 8{1'b0}}, fcsr_q.frm, fcsr_q.fflags};
402                               end else begin
403        1/1                      read_access_exception = 1'b1;
404                               end
405                             end
406                             riscv::CSR_JVT: begin
407        1/1                    if (CVA6Cfg.RVZCMT) begin
408        <font color = "grey">unreachable  </font>            csr_rdata = {jvt_q.base, jvt_q.mode};
409                               end else begin
410        1/1                      read_access_exception = 1'b1;
411                               end
412                             end
413                             // non-standard extension
414                             riscv::CSR_FTRAN: begin
415        1/1                    if (fp_csrs_usable) begin
416        <font color = "grey">unreachable  </font>            csr_rdata = {{CVA6Cfg.XLEN - 7{1'b0}}, fcsr_q.fprec};
417                               end else begin
418        1/1                      read_access_exception = 1'b1;
419                               end
420                             end
421                             // debug registers
422                             riscv::CSR_DCSR:
423        1/1(1 unreachable)          if (CVA6Cfg.DebugEn) csr_rdata = {{CVA6Cfg.XLEN - 32{1'b0}}, dcsr_q};
424        1/1                  else read_access_exception = 1'b1;
425                             riscv::CSR_DPC:
426        1/1(1 unreachable)          if (CVA6Cfg.DebugEn) csr_rdata = dpc_q;
427        1/1                  else read_access_exception = 1'b1;
428                             riscv::CSR_DSCRATCH0:
429        1/1(1 unreachable)          if (CVA6Cfg.DebugEn) csr_rdata = dscratch0_q;
430        1/1                  else read_access_exception = 1'b1;
431                             riscv::CSR_DSCRATCH1:
432        1/1(1 unreachable)          if (CVA6Cfg.DebugEn) csr_rdata = dscratch1_q;
433        1/1                  else read_access_exception = 1'b1;
434                             // trigger module registers
435        1/1                  riscv::CSR_TSELECT: read_access_exception = 1'b1;  // not implemented
436        1/1                  riscv::CSR_TDATA1: read_access_exception = 1'b1;  // not implemented
437        1/1                  riscv::CSR_TDATA2: read_access_exception = 1'b1;  // not implemented
438        1/1                  riscv::CSR_TDATA3: read_access_exception = 1'b1;  // not implemented
439                             riscv::CSR_VSSTATUS:
440        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vsstatus_extended;
441        1/1                  else read_access_exception = 1'b1;
442                             riscv::CSR_VSIE:
443        1/1                  if (CVA6Cfg.RVH)
444        <font color = "grey">unreachable  </font>          csr_rdata = (mie_q &amp; VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0] &amp; hideleg_q) &gt;&gt; 1;
445        1/1                  else read_access_exception = 1'b1;
446                             riscv::CSR_VSIP:
447        1/1                  if (CVA6Cfg.RVH)
448        <font color = "grey">unreachable  </font>          csr_rdata = (mip_q &amp; VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0] &amp; hideleg_q) &gt;&gt; 1;
449        1/1                  else read_access_exception = 1'b1;
450                             riscv::CSR_VSTVEC:
451        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vstvec_q;
452        1/1                  else read_access_exception = 1'b1;
453                             riscv::CSR_VSSCRATCH:
454        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vsscratch_q;
455        1/1                  else read_access_exception = 1'b1;
456                             riscv::CSR_VSEPC:
457        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vsepc_q;
458        1/1                  else read_access_exception = 1'b1;
459                             riscv::CSR_VSCAUSE:
460        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vscause_q;
461        1/1                  else read_access_exception = 1'b1;
462                             riscv::CSR_VSTVAL:
463        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = vstval_q;
464        1/1                  else read_access_exception = 1'b1;
465                             riscv::CSR_VSATP:
466                             // intercept reads to VSATP if in VS-Mode and VTVM is enabled
467        1/1                  if (CVA6Cfg.RVH) begin
468        <font color = "grey">unreachable  </font>          if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; hstatus_q.vtvm &amp;&amp; v_q)
469        <font color = "grey">unreachable  </font>            virtual_read_access_exception = 1'b1;
470        <font color = "grey">unreachable  </font>          else csr_rdata = vsatp_q;
471                             end else begin
472        1/1                    read_access_exception = 1'b1;
473                             end
474                             // supervisor registers
475                             riscv::CSR_SSTATUS: begin
476        1/1(1 unreachable)            if (CVA6Cfg.RVS) csr_rdata = mstatus_extended &amp; SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0];
477        1/1                    else read_access_exception = 1'b1;
478                             end
479                             riscv::CSR_SIE:
480        1/1                  if (CVA6Cfg.RVS)
481        <font color = "grey">unreachable  </font>          csr_rdata = (CVA6Cfg.RVH) ? mie_q &amp; mideleg_q &amp; ~HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0] : mie_q &amp; mideleg_q;
482        1/1                  else read_access_exception = 1'b1;
483                             riscv::CSR_SIP:
484        1/1                  if (CVA6Cfg.RVS)
485        <font color = "grey">unreachable  </font>          csr_rdata = (CVA6Cfg.RVH) ? mip_q &amp; mideleg_q &amp; ~HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0] : mip_q &amp; mideleg_q;
486        1/1                  else read_access_exception = 1'b1;
487                             riscv::CSR_STVEC:
488        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = stvec_q;
489        1/1                  else read_access_exception = 1'b1;
490                             riscv::CSR_SCOUNTEREN:
491        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = scounteren_q;
492        1/1                  else read_access_exception = 1'b1;
493                             riscv::CSR_SSCRATCH:
494        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = sscratch_q;
495        1/1                  else read_access_exception = 1'b1;
496                             riscv::CSR_SEPC:
497        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = sepc_q;
498        1/1                  else read_access_exception = 1'b1;
499                             riscv::CSR_SCAUSE:
500        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = scause_q;
501        1/1                  else read_access_exception = 1'b1;
502                             riscv::CSR_STVAL:
503        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = stval_q;
504        1/1                  else read_access_exception = 1'b1;
505                             riscv::CSR_SATP: begin
506        1/1                    if (CVA6Cfg.RVS) begin
507                                 // intercept reads to SATP if in S-Mode and TVM is enabled
508        <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; mstatus_q.tvm) begin
509        <font color = "grey">unreachable  </font>              read_access_exception = 1'b1;
510                                 end else begin
511        <font color = "grey">unreachable  </font>              csr_rdata = satp_q;
512                                 end
513                               end else begin
514        1/1                      read_access_exception = 1'b1;
515                               end
516                             end
517                             riscv::CSR_SENVCFG:
518        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = '0 | fiom_q;
519        1/1                  else read_access_exception = 1'b1;
520                             // hypervisor mode registers
521                             riscv::CSR_HSTATUS:
522        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = hstatus_q[CVA6Cfg.XLEN-1:0];
523        1/1                  else read_access_exception = 1'b1;
524                             riscv::CSR_HEDELEG:
525        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = hedeleg_q;
526        1/1                  else read_access_exception = 1'b1;
527                             riscv::CSR_HIDELEG:
528        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = hideleg_q;
529        1/1                  else read_access_exception = 1'b1;
530                             riscv::CSR_HIE:
531        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = mie_q &amp; HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
532        1/1                  else read_access_exception = 1'b1;
533                             riscv::CSR_HIP:
534        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = mip_q &amp; HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
535        1/1                  else read_access_exception = 1'b1;
536                             riscv::CSR_HVIP:
537        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = mip_q &amp; VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
538        1/1                  else read_access_exception = 1'b1;
539                             riscv::CSR_HCOUNTEREN:
540        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = hcounteren_q;
541        1/1                  else read_access_exception = 1'b1;
542                             riscv::CSR_HTVAL:
543        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = htval_q;
544        1/1                  else read_access_exception = 1'b1;
545                             riscv::CSR_HTINST:
546        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = htinst_q;
547        1/1                  else read_access_exception = 1'b1;
548                             riscv::CSR_HGEIE:
549        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = '0;
550        1/1                  else read_access_exception = 1'b1;
551                             riscv::CSR_HGEIP:
552        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = '0;
553        1/1                  else read_access_exception = 1'b1;
554                             riscv::CSR_HENVCFG:
555        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = '0 | {{CVA6Cfg.XLEN - 1{1'b0}}, fiom_q};
556        1/1                  else read_access_exception = 1'b1;
557                             riscv::CSR_HGATP: begin
558        1/1                    if (CVA6Cfg.RVH) begin
559                                 // intercept reads to HGATP if in HS-Mode and TVM is enabled
560        <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; !v_q &amp;&amp; mstatus_q.tvm) begin
561        <font color = "grey">unreachable  </font>              read_access_exception = 1'b1;
562                                 end else begin
563        <font color = "grey">unreachable  </font>              csr_rdata = hgatp_q;
564                                 end
565                               end else begin
566        1/1                      read_access_exception = 1'b1;
567                               end
568                             end
569                     
570                             // machine mode registers
571        1/1                  riscv::CSR_MSTATUS: csr_rdata = mstatus_extended;
572                             riscv::CSR_MSTATUSH:
573        2/2                  if (CVA6Cfg.XLEN == 32) csr_rdata = '0;
574        <font color = "grey">unreachable  </font>        else read_access_exception = 1'b1;
575        1/1                  riscv::CSR_MISA: csr_rdata = IsaCode;
576                             riscv::CSR_MEDELEG:
577        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = medeleg_q;
578        1/1                  else read_access_exception = 1'b1;
579                             riscv::CSR_MIDELEG:
580        1/1(1 unreachable)          if (CVA6Cfg.RVS) csr_rdata = mideleg_q;
581        1/1                  else read_access_exception = 1'b1;
582        1/1                  riscv::CSR_MIE: csr_rdata = mie_q;
583        1/1                  riscv::CSR_MTVEC: csr_rdata = mtvec_q;
584                             riscv::CSR_MCOUNTEREN:
585        1/1(1 unreachable)          if (CVA6Cfg.RVU) csr_rdata = mcounteren_q;
586        1/1                  else read_access_exception = 1'b1;
587        1/1                  riscv::CSR_MSCRATCH: csr_rdata = mscratch_q;
588        1/1                  riscv::CSR_MEPC: csr_rdata = mepc_q;
589        1/1                  riscv::CSR_MCAUSE: csr_rdata = mcause_q;
590                             riscv::CSR_MTVAL:
591        1/1(1 unreachable)          if (CVA6Cfg.TvalEn) csr_rdata = mtval_q;
592        1/1                  else csr_rdata = '0;
593                             riscv::CSR_MTINST:
594        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = mtinst_q;
595        1/1                  else read_access_exception = 1'b1;
596                             riscv::CSR_MTVAL2:
597        1/1(1 unreachable)          if (CVA6Cfg.RVH) csr_rdata = mtval2_q;
598        1/1                  else read_access_exception = 1'b1;
599        1/1                  riscv::CSR_MIP: csr_rdata = mip_q;
600                             riscv::CSR_MENVCFG: begin
601        1/1(1 unreachable)            if (CVA6Cfg.RVU) csr_rdata = '0 | fiom_q;
602        1/1                    else read_access_exception = 1'b1;
603                             end
604                             riscv::CSR_MENVCFGH: begin
605        1/1(1 unreachable)            if (CVA6Cfg.RVU &amp;&amp; CVA6Cfg.XLEN == 32) csr_rdata = '0;
606        1/1                    else read_access_exception = 1'b1;
607                             end
608        1/1                  riscv::CSR_MVENDORID: csr_rdata = {{CVA6Cfg.XLEN - 32{1'b0}}, OPENHWGROUP_MVENDORID};
609        1/1                  riscv::CSR_MARCHID: csr_rdata = {{CVA6Cfg.XLEN - 32{1'b0}}, ARIANE_MARCHID};
610        1/1                  riscv::CSR_MIMPID: csr_rdata = '0;  // not implemented
611        1/1                  riscv::CSR_MHARTID: csr_rdata = hart_id_i;
612        1/1                  riscv::CSR_MCONFIGPTR: csr_rdata = '0;  // not implemented
613                             riscv::CSR_MCOUNTINHIBIT:
614        1/1                  csr_rdata = {{(CVA6Cfg.XLEN - (MHPMCounterNum + 3)) {1'b0}}, mcountinhibit_q};
615                             // Counters and Timers
616        1/1                  riscv::CSR_MCYCLE: csr_rdata = cycle_q[CVA6Cfg.XLEN-1:0];
617                             riscv::CSR_MCYCLEH:
618        2/2                  if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
619        <font color = "grey">unreachable  </font>        else read_access_exception = 1'b1;
620        1/1                  riscv::CSR_MINSTRET: csr_rdata = instret_q[CVA6Cfg.XLEN-1:0];
621                             riscv::CSR_MINSTRETH:
622        2/2                  if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
623        <font color = "grey">unreachable  </font>        else read_access_exception = 1'b1;
624                             riscv::CSR_CYCLE:
625        1/1(1 unreachable)          if (CVA6Cfg.RVZicntr) csr_rdata = cycle_q[CVA6Cfg.XLEN-1:0];
626        1/1                  else read_access_exception = 1'b1;
627                             riscv::CSR_CYCLEH:
628        1/1                  if (CVA6Cfg.RVZicntr)
629        <font color = "grey">unreachable  </font>          if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
630        <font color = "grey">unreachable  </font>          else read_access_exception = 1'b1;
631        1/1                  else read_access_exception = 1'b1;
632                             riscv::CSR_INSTRET:
633        1/1(1 unreachable)          if (CVA6Cfg.RVZicntr) csr_rdata = instret_q[CVA6Cfg.XLEN-1:0];
634        1/1                  else read_access_exception = 1'b1;
635                             riscv::CSR_INSTRETH:
636        1/1                  if (CVA6Cfg.RVZicntr)
637        <font color = "grey">unreachable  </font>          if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
638        <font color = "grey">unreachable  </font>          else read_access_exception = 1'b1;
639        1/1                  else read_access_exception = 1'b1;
640                             //Event Selector
641                             riscv::CSR_MHPM_EVENT_3,
642                                     riscv::CSR_MHPM_EVENT_4,
643                                     riscv::CSR_MHPM_EVENT_5,
644                                     riscv::CSR_MHPM_EVENT_6,
645                                     riscv::CSR_MHPM_EVENT_7,
646                                     riscv::CSR_MHPM_EVENT_8,
647                                     riscv::CSR_MHPM_EVENT_9,
648                                     riscv::CSR_MHPM_EVENT_10,
649                                     riscv::CSR_MHPM_EVENT_11,
650                                     riscv::CSR_MHPM_EVENT_12,
651                                     riscv::CSR_MHPM_EVENT_13,
652                                     riscv::CSR_MHPM_EVENT_14,
653                                     riscv::CSR_MHPM_EVENT_15,
654                                     riscv::CSR_MHPM_EVENT_16,
655                                     riscv::CSR_MHPM_EVENT_17,
656                                     riscv::CSR_MHPM_EVENT_18,
657                                     riscv::CSR_MHPM_EVENT_19,
658                                     riscv::CSR_MHPM_EVENT_20,
659                                     riscv::CSR_MHPM_EVENT_21,
660                                     riscv::CSR_MHPM_EVENT_22,
661                                     riscv::CSR_MHPM_EVENT_23,
662                                     riscv::CSR_MHPM_EVENT_24,
663                                     riscv::CSR_MHPM_EVENT_25,
664                                     riscv::CSR_MHPM_EVENT_26,
665                                     riscv::CSR_MHPM_EVENT_27,
666                                     riscv::CSR_MHPM_EVENT_28,
667                                     riscv::CSR_MHPM_EVENT_29,
668                                     riscv::CSR_MHPM_EVENT_30,
669                                     riscv::CSR_MHPM_EVENT_31 :
670        1/1                  csr_rdata = perf_data_i;
671                     
672                             riscv::CSR_MHPM_COUNTER_3,
673                                     riscv::CSR_MHPM_COUNTER_4,
674                                     riscv::CSR_MHPM_COUNTER_5,
675                                     riscv::CSR_MHPM_COUNTER_6,
676                                     riscv::CSR_MHPM_COUNTER_7,
677                                     riscv::CSR_MHPM_COUNTER_8,
678                                     riscv::CSR_MHPM_COUNTER_9,
679                                     riscv::CSR_MHPM_COUNTER_10,
680                                     riscv::CSR_MHPM_COUNTER_11,
681                                     riscv::CSR_MHPM_COUNTER_12,
682                                     riscv::CSR_MHPM_COUNTER_13,
683                                     riscv::CSR_MHPM_COUNTER_14,
684                                     riscv::CSR_MHPM_COUNTER_15,
685                                     riscv::CSR_MHPM_COUNTER_16,
686                                     riscv::CSR_MHPM_COUNTER_17,
687                                     riscv::CSR_MHPM_COUNTER_18,
688                                     riscv::CSR_MHPM_COUNTER_19,
689                                     riscv::CSR_MHPM_COUNTER_20,
690                                     riscv::CSR_MHPM_COUNTER_21,
691                                     riscv::CSR_MHPM_COUNTER_22,
692                                     riscv::CSR_MHPM_COUNTER_23,
693                                     riscv::CSR_MHPM_COUNTER_24,
694                                     riscv::CSR_MHPM_COUNTER_25,
695                                     riscv::CSR_MHPM_COUNTER_26,
696                                     riscv::CSR_MHPM_COUNTER_27,
697                                     riscv::CSR_MHPM_COUNTER_28,
698                                     riscv::CSR_MHPM_COUNTER_29,
699                                     riscv::CSR_MHPM_COUNTER_30,
700                                     riscv::CSR_MHPM_COUNTER_31 :
701        1/1                  csr_rdata = perf_data_i;
702                     
703                             riscv::CSR_MHPM_COUNTER_3H,
704                                     riscv::CSR_MHPM_COUNTER_4H,
705                                     riscv::CSR_MHPM_COUNTER_5H,
706                                     riscv::CSR_MHPM_COUNTER_6H,
707                                     riscv::CSR_MHPM_COUNTER_7H,
708                                     riscv::CSR_MHPM_COUNTER_8H,
709                                     riscv::CSR_MHPM_COUNTER_9H,
710                                     riscv::CSR_MHPM_COUNTER_10H,
711                                     riscv::CSR_MHPM_COUNTER_11H,
712                                     riscv::CSR_MHPM_COUNTER_12H,
713                                     riscv::CSR_MHPM_COUNTER_13H,
714                                     riscv::CSR_MHPM_COUNTER_14H,
715                                     riscv::CSR_MHPM_COUNTER_15H,
716                                     riscv::CSR_MHPM_COUNTER_16H,
717                                     riscv::CSR_MHPM_COUNTER_17H,
718                                     riscv::CSR_MHPM_COUNTER_18H,
719                                     riscv::CSR_MHPM_COUNTER_19H,
720                                     riscv::CSR_MHPM_COUNTER_20H,
721                                     riscv::CSR_MHPM_COUNTER_21H,
722                                     riscv::CSR_MHPM_COUNTER_22H,
723                                     riscv::CSR_MHPM_COUNTER_23H,
724                                     riscv::CSR_MHPM_COUNTER_24H,
725                                     riscv::CSR_MHPM_COUNTER_25H,
726                                     riscv::CSR_MHPM_COUNTER_26H,
727                                     riscv::CSR_MHPM_COUNTER_27H,
728                                     riscv::CSR_MHPM_COUNTER_28H,
729                                     riscv::CSR_MHPM_COUNTER_29H,
730                                     riscv::CSR_MHPM_COUNTER_30H,
731                                     riscv::CSR_MHPM_COUNTER_31H :
732        2/2                  if (CVA6Cfg.XLEN == 32) csr_rdata = perf_data_i;
733        <font color = "grey">unreachable  </font>        else read_access_exception = 1'b1;
734                     
735                             // Performance counters (User Mode - R/O Shadows)
736                             riscv::CSR_HPM_COUNTER_3,
737                                     riscv::CSR_HPM_COUNTER_4,
738                                     riscv::CSR_HPM_COUNTER_5,
739                                     riscv::CSR_HPM_COUNTER_6,
740                                     riscv::CSR_HPM_COUNTER_7,
741                                     riscv::CSR_HPM_COUNTER_8,
742                                     riscv::CSR_HPM_COUNTER_9,
743                                     riscv::CSR_HPM_COUNTER_10,
744                                     riscv::CSR_HPM_COUNTER_11,
745                                     riscv::CSR_HPM_COUNTER_12,
746                                     riscv::CSR_HPM_COUNTER_13,
747                                     riscv::CSR_HPM_COUNTER_14,
748                                     riscv::CSR_HPM_COUNTER_15,
749                                     riscv::CSR_HPM_COUNTER_16,
750                                     riscv::CSR_HPM_COUNTER_17,
751                                     riscv::CSR_HPM_COUNTER_18,
752                                     riscv::CSR_HPM_COUNTER_19,
753                                     riscv::CSR_HPM_COUNTER_20,
754                                     riscv::CSR_HPM_COUNTER_21,
755                                     riscv::CSR_HPM_COUNTER_22,
756                                     riscv::CSR_HPM_COUNTER_23,
757                                     riscv::CSR_HPM_COUNTER_24,
758                                     riscv::CSR_HPM_COUNTER_25,
759                                     riscv::CSR_HPM_COUNTER_26,
760                                     riscv::CSR_HPM_COUNTER_27,
761                                     riscv::CSR_HPM_COUNTER_28,
762                                     riscv::CSR_HPM_COUNTER_29,
763                                     riscv::CSR_HPM_COUNTER_30,
764                                     riscv::CSR_HPM_COUNTER_31 :
765        1/1                  if (CVA6Cfg.RVZihpm) begin
766        <font color = "grey">unreachable  </font>          csr_rdata = perf_data_i;
767                             end else begin
768        1/1                    read_access_exception = 1'b1;
769                             end
770                     
771                             riscv::CSR_HPM_COUNTER_3H,
772                                     riscv::CSR_HPM_COUNTER_4H,
773                                     riscv::CSR_HPM_COUNTER_5H,
774                                     riscv::CSR_HPM_COUNTER_6H,
775                                     riscv::CSR_HPM_COUNTER_7H,
776                                     riscv::CSR_HPM_COUNTER_8H,
777                                     riscv::CSR_HPM_COUNTER_9H,
778                                     riscv::CSR_HPM_COUNTER_10H,
779                                     riscv::CSR_HPM_COUNTER_11H,
780                                     riscv::CSR_HPM_COUNTER_12H,
781                                     riscv::CSR_HPM_COUNTER_13H,
782                                     riscv::CSR_HPM_COUNTER_14H,
783                                     riscv::CSR_HPM_COUNTER_15H,
784                                     riscv::CSR_HPM_COUNTER_16H,
785                                     riscv::CSR_HPM_COUNTER_17H,
786                                     riscv::CSR_HPM_COUNTER_18H,
787                                     riscv::CSR_HPM_COUNTER_19H,
788                                     riscv::CSR_HPM_COUNTER_20H,
789                                     riscv::CSR_HPM_COUNTER_21H,
790                                     riscv::CSR_HPM_COUNTER_22H,
791                                     riscv::CSR_HPM_COUNTER_23H,
792                                     riscv::CSR_HPM_COUNTER_24H,
793                                     riscv::CSR_HPM_COUNTER_25H,
794                                     riscv::CSR_HPM_COUNTER_26H,
795                                     riscv::CSR_HPM_COUNTER_27H,
796                                     riscv::CSR_HPM_COUNTER_28H,
797                                     riscv::CSR_HPM_COUNTER_29H,
798                                     riscv::CSR_HPM_COUNTER_30H,
799                                     riscv::CSR_HPM_COUNTER_31H :
800        1/1                  if (CVA6Cfg.RVZihpm) begin
801        <font color = "grey">unreachable  </font>          if (CVA6Cfg.XLEN == 32) csr_rdata = perf_data_i;
802        <font color = "grey">unreachable  </font>          else read_access_exception = 1'b1;
803                             end else begin
804        1/1                    read_access_exception = 1'b1;
805                             end
806                     
807                             // custom (non RISC-V) cache control
808        1/1                  riscv::CSR_DCACHE: csr_rdata = dcache_q;
809        1/1                  riscv::CSR_ICACHE: csr_rdata = icache_q;
810                             // custom (non RISC-V) accelerator memory consistency mode
811                             riscv::CSR_ACC_CONS: begin
812        1/1                    if (CVA6Cfg.EnableAccelerator) begin
813        <font color = "grey">unreachable  </font>            csr_rdata = acc_cons_q;
814                               end else begin
815        1/1                      read_access_exception = 1'b1;
816                               end
817                             end
818                             // PMPs
819                             riscv::CSR_PMPCFG0,
820                                     riscv::CSR_PMPCFG1,
821                                     riscv::CSR_PMPCFG2,
822                                     riscv::CSR_PMPCFG3,
823                                     riscv::CSR_PMPCFG4,
824                                     riscv::CSR_PMPCFG5,
825                                     riscv::CSR_PMPCFG6,
826                                     riscv::CSR_PMPCFG7,
827                                     riscv::CSR_PMPCFG8,
828                                     riscv::CSR_PMPCFG9,
829                                     riscv::CSR_PMPCFG10,
830                                     riscv::CSR_PMPCFG11,
831                                     riscv::CSR_PMPCFG12,
832                                     riscv::CSR_PMPCFG13,
833                                     riscv::CSR_PMPCFG14,
834                                     riscv::CSR_PMPCFG15: begin
835                               // index is calculated using PMPCFG0 as the offset
836        1/1                    automatic logic [11:0] index = csr_addr.address[11:0] - riscv::CSR_PMPCFG0;
837                     
838                               // if index is not even and XLEN==64, raise exception
839        1/1(1 unreachable)            if (CVA6Cfg.XLEN == 64 &amp;&amp; index[0] == 1'b1) read_access_exception = 1'b1;
840                               else begin
841        1/1                      csr_rdata = pmpcfg_q[index*4+:CVA6Cfg.XLEN/8];
842                               end
843                             end
844                             // PMPADDR
845                             riscv::CSR_PMPADDR0,
846                                     riscv::CSR_PMPADDR1,
847                                     riscv::CSR_PMPADDR2,
848                                     riscv::CSR_PMPADDR3,
849                                     riscv::CSR_PMPADDR4,
850                                     riscv::CSR_PMPADDR5,
851                                     riscv::CSR_PMPADDR6,
852                                     riscv::CSR_PMPADDR7,
853                                     riscv::CSR_PMPADDR8,
854                                     riscv::CSR_PMPADDR9,
855                                     riscv::CSR_PMPADDR10,
856                                     riscv::CSR_PMPADDR11,
857                                     riscv::CSR_PMPADDR12,
858                                     riscv::CSR_PMPADDR13,
859                                     riscv::CSR_PMPADDR14,
860                                     riscv::CSR_PMPADDR15,
861                                     riscv::CSR_PMPADDR16,
862                                     riscv::CSR_PMPADDR17,
863                                     riscv::CSR_PMPADDR18,
864                                     riscv::CSR_PMPADDR19,
865                                     riscv::CSR_PMPADDR20,
866                                     riscv::CSR_PMPADDR21,
867                                     riscv::CSR_PMPADDR22,
868                                     riscv::CSR_PMPADDR23,
869                                     riscv::CSR_PMPADDR24,
870                                     riscv::CSR_PMPADDR25,
871                                     riscv::CSR_PMPADDR26,
872                                     riscv::CSR_PMPADDR27,
873                                     riscv::CSR_PMPADDR28,
874                                     riscv::CSR_PMPADDR29,
875                                     riscv::CSR_PMPADDR30,
876                                     riscv::CSR_PMPADDR31,
877                                     riscv::CSR_PMPADDR32,
878                                     riscv::CSR_PMPADDR33,
879                                     riscv::CSR_PMPADDR34,
880                                     riscv::CSR_PMPADDR35,
881                                     riscv::CSR_PMPADDR36,
882                                     riscv::CSR_PMPADDR37,
883                                     riscv::CSR_PMPADDR38,
884                                     riscv::CSR_PMPADDR39,
885                                     riscv::CSR_PMPADDR40,
886                                     riscv::CSR_PMPADDR41,
887                                     riscv::CSR_PMPADDR42,
888                                     riscv::CSR_PMPADDR43,
889                                     riscv::CSR_PMPADDR44,
890                                     riscv::CSR_PMPADDR45,
891                                     riscv::CSR_PMPADDR46,
892                                     riscv::CSR_PMPADDR47,
893                                     riscv::CSR_PMPADDR48,
894                                     riscv::CSR_PMPADDR49,
895                                     riscv::CSR_PMPADDR50,
896                                     riscv::CSR_PMPADDR51,
897                                     riscv::CSR_PMPADDR52,
898                                     riscv::CSR_PMPADDR53,
899                                     riscv::CSR_PMPADDR54,
900                                     riscv::CSR_PMPADDR55,
901                                     riscv::CSR_PMPADDR56,
902                                     riscv::CSR_PMPADDR57,
903                                     riscv::CSR_PMPADDR58,
904                                     riscv::CSR_PMPADDR59,
905                                     riscv::CSR_PMPADDR60,
906                                     riscv::CSR_PMPADDR61,
907                                     riscv::CSR_PMPADDR62,
908                                     riscv::CSR_PMPADDR63: begin
909                               // index is calculated using PMPADDR0 as the offset
910        1/1                    automatic logic [11:0] index = csr_addr.address[11:0] - riscv::CSR_PMPADDR0;
911                               // Important: we only support granularity 8 bytes (G=1)
912                               // -&gt; last bit of pmpaddr must be set 0/1 based on the mode:
913                               // NA4, NAPOT: 1
914                               // TOR, OFF:   0
915        1/1                    if (CVA6Cfg.PMPNapotEn &amp;&amp; pmpcfg_q[index].addr_mode[1] == 1'b1)
916        <font color = "grey">unreachable  </font>            csr_rdata = {pmpaddr_q[index][CVA6Cfg.PLEN-3:1], 1'b1};
917        1/1                    else csr_rdata = {pmpaddr_q[index][CVA6Cfg.PLEN-3:1], 1'b0};
918                             end
919        1/1                  default: read_access_exception = 1'b1;
920                           endcase
921                         end
                        MISSING_ELSE
922                       end
923                       // ---------------------------
924                       // CSR Write and update logic
925                       // ---------------------------
926                       logic [CVA6Cfg.XLEN-1:0] mask;
927                       always_comb begin : csr_update
928                         automatic satp_t satp;
929                         automatic satp_t vsatp;
930                         automatic hgatp_t hgatp;
931                         automatic logic [63:0] instret;
932                     
933        1/1              if (CVA6Cfg.RVS) begin
934        <font color = "grey">unreachable  </font>      satp = satp_q;
935                         end
                        MISSING_ELSE
936        1/1              if (CVA6Cfg.RVH) begin
937        <font color = "grey">unreachable  </font>      hgatp = hgatp_q;
938        <font color = "grey">unreachable  </font>      vsatp = vsatp_q;
939                         end
                        MISSING_ELSE
940        1/1              instret         = instret_q;
941                     
942        1/1              mcountinhibit_d = mcountinhibit_q;
943                     
944                         // --------------------
945                         // Counters
946                         // --------------------
947        1/1              cycle_d         = cycle_q;
948        1/1              instret_d       = instret_q;
949        1/1              if (!(debug_mode)) begin
950                           // increase instruction retired counter
951        1/1                if (commit_ack_i[0] &amp;&amp; !(ex_i.valid &amp;&amp; CVA6Cfg.SpeculativeSb) &amp;&amp; (!CVA6Cfg.PerfCounterEn || (CVA6Cfg.PerfCounterEn &amp;&amp; !mcountinhibit_q[2])))
952        1/1                  instret++;
                        MISSING_ELSE
953        1/1                if (CVA6Cfg.NrCommitPorts != 1)
954        <font color = "grey">unreachable  </font>        for (int i = 1; i &lt; CVA6Cfg.NrCommitPorts; i++) begin
955        <font color = "grey">unreachable  </font>          if (commit_ack_i[i] &amp;&amp; !ex_i.valid &amp;&amp; (!CVA6Cfg.PerfCounterEn || (CVA6Cfg.PerfCounterEn &amp;&amp; !mcountinhibit_q[2])))
956        <font color = "grey">unreachable  </font>            instret++;
                   <font color = "red">==>  MISSING_ELSE</font>
957                             end
958                           instret_d = instret;
                        MISSING_ELSE
958        1/1                instret_d = instret;
959                           // increment the cycle count
960        1/1                if (!CVA6Cfg.PerfCounterEn || (CVA6Cfg.PerfCounterEn &amp;&amp; !mcountinhibit_q[0]))
961        1/1                  cycle_d = cycle_q + 1'b1;
962        <font color = "grey">unreachable  </font>      else cycle_d = cycle_q;
963                         end
                   <font color = "red">==>  MISSING_ELSE</font>
964                     
965        1/1              eret_o                          = 1'b0;
966        1/1              flush_o                         = 1'b0;
967        1/1              update_access_exception         = 1'b0;
968        1/1              virtual_update_access_exception = 1'b0;
969                     
970        1/1              set_debug_pc_o                  = 1'b0;
971                     
972        1/1              perf_we_o                       = 1'b0;
973        1/1              perf_data_o                     = 'b0;
974        1/1              if (CVA6Cfg.RVZCMT) begin
975        <font color = "grey">unreachable  </font>      jvt_d = jvt_q;
976                         end
                        MISSING_ELSE
977        1/1              fcsr_d       = fcsr_q;
978                     
979        1/1              priv_lvl_d   = priv_lvl_q;
980        1/1              if (CVA6Cfg.RVH) begin
981        <font color = "grey">unreachable  </font>      v_d        = v_q;
982                         end
                        MISSING_ELSE
983        1/1              if (CVA6Cfg.DebugEn) begin
984        <font color = "grey">unreachable  </font>      debug_mode_d = debug_mode_q;
985                         end
                        MISSING_ELSE
986                     
987        1/1              if (CVA6Cfg.DebugEn) begin
988        <font color = "grey">unreachable  </font>      dcsr_d      = dcsr_q;
989        <font color = "grey">unreachable  </font>      dpc_d       = dpc_q;
990        <font color = "grey">unreachable  </font>      dscratch0_d = dscratch0_q;
991        <font color = "grey">unreachable  </font>      dscratch1_d = dscratch1_q;
992                         end
                        MISSING_ELSE
993        1/1              mstatus_d = mstatus_q;
994        1/1              if (CVA6Cfg.RVH) begin
995        <font color = "grey">unreachable  </font>      hstatus_d  = hstatus_q;
996        <font color = "grey">unreachable  </font>      vsstatus_d = vsstatus_q;
997                         end
                        MISSING_ELSE
998                     
999                         // check whether we come out of reset
1000                        // this is a workaround. some tools have issues
1001                        // having boot_addr_i in the asynchronous
1002                        // reset assignment to mtvec_d, even though
1003                        // boot_addr_i will be assigned a constant
1004                        // on the top-level.
1005       1/1              if (mtvec_rst_load_q) begin
1006       1/1                mtvec_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{1'b0}}, boot_addr_i} + 'h40;
1007                        end else begin
1008       1/1                mtvec_d = mtvec_q;
1009                        end
1010                    
1011       1/1              if (CVA6Cfg.RVS) begin
1012       <font color = "grey">unreachable  </font>      medeleg_d = medeleg_q;
1013       <font color = "grey">unreachable  </font>      mideleg_d = mideleg_q;
1014                        end
                        MISSING_ELSE
1015       1/1              mip_d        = mip_q;
1016       1/1              mie_d        = mie_q;
1017       1/1              mepc_d       = mepc_q;
1018       1/1              mcause_d     = mcause_q;
1019       1/1              mcounteren_d = mcounteren_q;
1020       1/1              mscratch_d   = mscratch_q;
1021       1/1(1 unreachable)      if (CVA6Cfg.TvalEn) mtval_d = mtval_q;
                        MISSING_ELSE
1022       1/1              if (CVA6Cfg.RVH) begin
1023       <font color = "grey">unreachable  </font>      mtinst_d = mtinst_q;
1024       <font color = "grey">unreachable  </font>      mtval2_d = mtval2_q;
1025                        end
                        MISSING_ELSE
1026                    
1027       1/1              fiom_d     = fiom_q;
1028       1/1              dcache_d   = dcache_q;
1029       1/1              icache_d   = icache_q;
1030       1/1              acc_cons_d = acc_cons_q;
1031                    
1032       1/1              if (CVA6Cfg.RVH) begin
1033       <font color = "grey">unreachable  </font>      vstvec_d                 = vstvec_q;
1034       <font color = "grey">unreachable  </font>      vsscratch_d              = vsscratch_q;
1035       <font color = "grey">unreachable  </font>      vsepc_d                  = vsepc_q;
1036       <font color = "grey">unreachable  </font>      vscause_d                = vscause_q;
1037       <font color = "grey">unreachable  </font>      vstval_d                 = vstval_q;
1038       <font color = "grey">unreachable  </font>      vsatp_d                  = vsatp_q;
1039       <font color = "grey">unreachable  </font>      hgatp_d                  = hgatp_q;
1040       <font color = "grey">unreachable  </font>      hedeleg_d                = hedeleg_q;
1041       <font color = "grey">unreachable  </font>      hideleg_d                = hideleg_q;
1042       <font color = "grey">unreachable  </font>      hgeie_d                  = hgeie_q;
1043       <font color = "grey">unreachable  </font>      hcounteren_d             = hcounteren_q;
1044       <font color = "grey">unreachable  </font>      htinst_d                 = htinst_q;
1045       <font color = "grey">unreachable  </font>      htval_d                  = htval_q;
1046       <font color = "grey">unreachable  </font>      en_ld_st_g_translation_d = en_ld_st_g_translation_q;
1047                        end
                        MISSING_ELSE
1048                    
1049       1/1              if (CVA6Cfg.RVS) begin
1050       <font color = "grey">unreachable  </font>      sepc_d       = sepc_q;
1051       <font color = "grey">unreachable  </font>      scause_d     = scause_q;
1052       <font color = "grey">unreachable  </font>      stvec_d      = stvec_q;
1053       <font color = "grey">unreachable  </font>      scounteren_d = scounteren_q;
1054       <font color = "grey">unreachable  </font>      sscratch_d   = sscratch_q;
1055       <font color = "grey">unreachable  </font>      stval_d      = stval_q;
1056       <font color = "grey">unreachable  </font>      satp_d       = satp_q;
1057                        end
                        MISSING_ELSE
1058                    
1059       1/1              en_ld_st_translation_d = en_ld_st_translation_q;
1060       1/1              dirty_fp_state_csr     = 1'b0;
1061                    
1062       1/1              pmpcfg_d               = pmpcfg_q;
1063       1/1              pmpaddr_d              = pmpaddr_q;
1064                    
1065                        // check for correct access rights and that we are writing
1066       1/1              if (csr_we) begin
1067       1/1                unique case (conv_csr_addr.address)
1068                            // Floating-Point
1069                            riscv::CSR_FFLAGS: begin
1070       1/1                    if (fp_csrs_usable) begin
1071       <font color = "grey">unreachable  </font>            dirty_fp_state_csr = 1'b1;
1072       <font color = "grey">unreachable  </font>            fcsr_d.fflags = csr_wdata[4:0];
1073                                // this instruction has side-effects
1074       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1075                              end else begin
1076       1/1                      update_access_exception = 1'b1;
1077                              end
1078                            end
1079                            riscv::CSR_FRM: begin
1080       1/1                    if (fp_csrs_usable) begin
1081       <font color = "grey">unreachable  </font>            dirty_fp_state_csr = 1'b1;
1082       <font color = "grey">unreachable  </font>            fcsr_d.frm    = csr_wdata[2:0];
1083                                // this instruction has side-effects
1084       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1085                              end else begin
1086       1/1                      update_access_exception = 1'b1;
1087                              end
1088                            end
1089                            riscv::CSR_FCSR: begin
1090       1/1                    if (fp_csrs_usable) begin
1091       <font color = "grey">unreachable  </font>            dirty_fp_state_csr = 1'b1;
1092       <font color = "grey">unreachable  </font>            fcsr_d[7:0] = csr_wdata[7:0];  // ignore writes to reserved space
1093                                // this instruction has side-effects
1094       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1095                              end else begin
1096       1/1                      update_access_exception = 1'b1;
1097                              end
1098                            end
1099                            riscv::CSR_FTRAN: begin
1100       1/1                    if (fp_csrs_usable) begin
1101       <font color = "grey">unreachable  </font>            dirty_fp_state_csr = 1'b1;
1102       <font color = "grey">unreachable  </font>            fcsr_d.fprec = csr_wdata[6:0];  // ignore writes to reserved space
1103                                // this instruction has side-effects
1104       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1105                              end else begin
1106       1/1                      update_access_exception = 1'b1;
1107                              end
1108                            end
1109                            // debug CSR
1110                            riscv::CSR_DCSR: begin
1111       1/1                    if (CVA6Cfg.DebugEn) begin
1112       <font color = "grey">unreachable  </font>            dcsr_d           = csr_wdata[31:0];
1113                                // debug is implemented
1114       <font color = "grey">unreachable  </font>            dcsr_d.xdebugver = 4'h4;
1115                                // currently not supported
1116       <font color = "grey">unreachable  </font>            dcsr_d.nmip      = 1'b0;
1117       <font color = "grey">unreachable  </font>            dcsr_d.stopcount = 1'b0;
1118       <font color = "grey">unreachable  </font>            dcsr_d.stoptime  = 1'b0;
1119                              end else begin
1120       1/1                      update_access_exception = 1'b1;
1121                              end
1122                            end
1123                            riscv::CSR_DPC:
1124       1/1(1 unreachable)          if (CVA6Cfg.DebugEn) dpc_d = csr_wdata;
1125       1/1                  else update_access_exception = 1'b1;
1126                            riscv::CSR_DSCRATCH0:
1127       1/1(1 unreachable)          if (CVA6Cfg.DebugEn) dscratch0_d = csr_wdata;
1128       1/1                  else update_access_exception = 1'b1;
1129                            riscv::CSR_DSCRATCH1:
1130       1/1(1 unreachable)          if (CVA6Cfg.DebugEn) dscratch1_d = csr_wdata;
1131       1/1                  else update_access_exception = 1'b1;
1132                            riscv::CSR_JVT: begin
1133       1/1                    if (CVA6Cfg.RVZCMT) begin
1134       <font color = "grey">unreachable  </font>            jvt_d.base = csr_wdata[CVA6Cfg.XLEN-1:6];
1135       <font color = "grey">unreachable  </font>            jvt_d.mode = 6'b000000;
1136                              end else begin
1137       1/1                      update_access_exception = 1'b1;
1138                              end
1139                            end
1140                            // trigger module CSRs
1141       1/1                  riscv::CSR_TSELECT: update_access_exception = 1'b1;  // not implemented
1142       1/1                  riscv::CSR_TDATA1: update_access_exception = 1'b1;  // not implemented
1143       1/1                  riscv::CSR_TDATA2: update_access_exception = 1'b1;  // not implemented
1144       1/1                  riscv::CSR_TDATA3: update_access_exception = 1'b1;  // not implemented
1145                            // virtual supervisor registers
1146                            riscv::CSR_VSSTATUS: begin
1147       1/1                    if (CVA6Cfg.RVH) begin
1148       <font color = "grey">unreachable  </font>            mask = ariane_pkg::SMODE_STATUS_WRITE_MASK[CVA6Cfg.XLEN-1:0];
1149       <font color = "grey">unreachable  </font>            vsstatus_d = (vsstatus_q &amp; ~{{64-CVA6Cfg.XLEN{1'b0}}, mask}) | {{64-CVA6Cfg.XLEN{1'b0}}, (csr_wdata &amp; mask)};
1150                                // hardwire to zero if floating point extension is not present
1151       <font color = "grey">unreachable  </font>            vsstatus_d.xs = riscv::Off;
1152       <font color = "grey">unreachable  </font>            if (!CVA6Cfg.FpPresent) begin
1153       <font color = "grey">unreachable  </font>              vsstatus_d.fs = riscv::Off;
1154                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1155                                // this instruction has side-effects
1156       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1157                              end else begin
1158       1/1                      update_access_exception = 1'b1;
1159                              end
1160                            end
1161                            riscv::CSR_VSIE:
1162       1/1(1 unreachable)          if (CVA6Cfg.RVH) mie_d = (mie_q &amp; ~hideleg_q) | ((csr_wdata &lt;&lt; 1) &amp; hideleg_q);
1163       1/1                  else update_access_exception = 1'b1;
1164                            riscv::CSR_VSIP: begin
1165       1/1                    if (CVA6Cfg.RVH) begin
1166                                // only the virtual supervisor software interrupt is write-able, iff delegated
1167       <font color = "grey">unreachable  </font>            mask  = CVA6Cfg.XLEN'(riscv::MIP_VSSIP) &amp; hideleg_q;
1168       <font color = "grey">unreachable  </font>            mip_d = (mip_q &amp; ~mask) | ((csr_wdata &lt;&lt; 1) &amp; mask);
1169                              end else begin
1170       1/1                      update_access_exception = 1'b1;
1171                              end
1172                            end
1173                            riscv::CSR_VSTVEC: begin
1174       1/1                    if (CVA6Cfg.RVH) begin
1175       <font color = "grey">unreachable  </font>            vstvec_d = {csr_wdata[CVA6Cfg.XLEN-1:2], 1'b0, csr_wdata[0]};
1176                              end else begin
1177       1/1                      update_access_exception = 1'b1;
1178                              end
1179                            end
1180                            riscv::CSR_VSSCRATCH:
1181       1/1(1 unreachable)          if (CVA6Cfg.RVH) vsscratch_d = csr_wdata;
1182       1/1                  else update_access_exception = 1'b1;
1183                            riscv::CSR_VSEPC:
1184       1/1(1 unreachable)          if (CVA6Cfg.RVH) vsepc_d = {csr_wdata[CVA6Cfg.XLEN-1:1], 1'b0};
1185       1/1                  else update_access_exception = 1'b1;
1186                            riscv::CSR_VSCAUSE:
1187       1/1(1 unreachable)          if (CVA6Cfg.RVH) vscause_d = csr_wdata;
1188       1/1                  else update_access_exception = 1'b1;
1189                            riscv::CSR_VSTVAL:
1190       1/1(1 unreachable)          if (CVA6Cfg.RVH) vstval_d = csr_wdata;
1191       1/1                  else update_access_exception = 1'b1;
1192                            // virtual supervisor address translation and protection
1193                            riscv::CSR_VSATP: begin
1194       1/1                    if (CVA6Cfg.RVH) begin
1195       <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; hstatus_q.vtvm &amp;&amp; v_q) begin
1196       <font color = "grey">unreachable  </font>              virtual_update_access_exception = 1'b1;
1197                                end else begin
1198       <font color = "grey">unreachable  </font>              vsatp = satp_t'(csr_wdata);
1199                                  // only make ASID_LEN - 1 bit stick, that way software can figure out how many ASID bits are supported
1200       <font color = "grey">unreachable  </font>              vsatp.asid = vsatp.asid &amp; {{(CVA6Cfg.ASIDW - CVA6Cfg.ASID_WIDTH) {1'b0}}, {CVA6Cfg.ASID_WIDTH{1'b1}}};
1201                                  // only update if we actually support this mode
1202       <font color = "grey">unreachable  </font>              if (config_pkg::vm_mode_t'(vsatp.mode) == config_pkg::ModeOff ||
1203                                                    config_pkg::vm_mode_t'(vsatp.mode) == CVA6Cfg.MODE_SV)
1204       <font color = "grey">unreachable  </font>                vsatp_d = vsatp;
                   <font color = "red">==>  MISSING_ELSE</font>
1205                                end
1206                                // changing the mode can have side-effects on address translation (e.g.: other instructions), re-fetch
1207                                // the next instruction by executing a flush
1208       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1209                              end else begin
1210       1/1                      update_access_exception = 1'b1;
1211                              end
1212                            end
1213                            // sstatus is a subset of mstatus - mask it accordingly
1214                            riscv::CSR_SSTATUS: begin
1215       1/1                    if (CVA6Cfg.RVS) begin
1216       <font color = "grey">unreachable  </font>            mask = ariane_pkg::SMODE_STATUS_WRITE_MASK[CVA6Cfg.XLEN-1:0];
1217       <font color = "grey">unreachable  </font>            mstatus_d = (mstatus_q &amp; ~{{64-CVA6Cfg.XLEN{1'b0}}, mask}) | {{64-CVA6Cfg.XLEN{1'b0}}, (csr_wdata &amp; mask)};
1218                                // hardwire to zero if floating point extension is not present
1219       <font color = "grey">unreachable  </font>            if (!CVA6Cfg.FpPresent) begin
1220       <font color = "grey">unreachable  </font>              mstatus_d.fs = riscv::Off;
1221                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1222                                // hardwire to zero if vector extension is not present
1223       <font color = "grey">unreachable  </font>            if (!CVA6Cfg.RVV) begin
1224       <font color = "grey">unreachable  </font>              mstatus_d.vs = riscv::Off;
1225                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1226                                // If h-extension is not enabled, priv level HS is reserved
1227       <font color = "grey">unreachable  </font>            if (!CVA6Cfg.RVH) begin
1228       <font color = "grey">unreachable  </font>              if (mstatus_d.mpp == riscv::PRIV_LVL_HS) begin
1229       <font color = "grey">unreachable  </font>                mstatus_d.mpp = mstatus_q.mpp;
1230                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
1231                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1232                                // this instruction has side-effects
1233       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1234                              end else begin
1235       1/1                      update_access_exception = 1'b1;
1236                              end
1237                            end
1238                            // even machine mode interrupts can be visible and set-able to supervisor
1239                            // if the corresponding bit in mideleg is set
1240                            riscv::CSR_SIE: begin
1241       1/1                    if (CVA6Cfg.RVS) begin
1242       <font color = "grey">unreachable  </font>            mask  = (CVA6Cfg.RVH) ? mideleg_q &amp; ~HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0] : mideleg_q;
1243                                // the mideleg makes sure only delegate-able register (and therefore also only implemented registers) are written
1244       <font color = "grey">unreachable  </font>            mie_d = (mie_q &amp; ~mask) | (csr_wdata &amp; mask);
1245                              end else begin
1246       1/1                      update_access_exception = 1'b1;
1247                              end
1248                            end
1249                    
1250                            riscv::CSR_SIP: begin
1251       1/1                    if (CVA6Cfg.RVS) begin
1252                                // only the supervisor software interrupt is write-able, iff delegated
1253       <font color = "grey">unreachable  </font>            mask  = CVA6Cfg.XLEN'(riscv::MIP_SSIP) &amp; mideleg_q;
1254       <font color = "grey">unreachable  </font>            mip_d = (mip_q &amp; ~mask) | (csr_wdata &amp; mask);
1255                              end else begin
1256       1/1                      update_access_exception = 1'b1;
1257                              end
1258                            end
1259                    
1260                            riscv::CSR_STVEC:
1261       1/1(1 unreachable)          if (CVA6Cfg.RVS) stvec_d = {csr_wdata[CVA6Cfg.XLEN-1:2], 1'b0, csr_wdata[0]};
1262       1/1                  else update_access_exception = 1'b1;
1263                            riscv::CSR_SCOUNTEREN:
1264       1/1(1 unreachable)          if (CVA6Cfg.RVS) scounteren_d = {{CVA6Cfg.XLEN - 32{1'b0}}, csr_wdata[31:0]};
1265       1/1                  else update_access_exception = 1'b1;
1266                            riscv::CSR_SSCRATCH:
1267       1/1(1 unreachable)          if (CVA6Cfg.RVS) sscratch_d = csr_wdata;
1268       1/1                  else update_access_exception = 1'b1;
1269                            riscv::CSR_SEPC:
1270       1/1(1 unreachable)          if (CVA6Cfg.RVS) sepc_d = {csr_wdata[CVA6Cfg.XLEN-1:1], 1'b0};
1271       1/1                  else update_access_exception = 1'b1;
1272                            riscv::CSR_SCAUSE:
1273       1/1(1 unreachable)          if (CVA6Cfg.RVS) scause_d = csr_wdata;
1274       1/1                  else update_access_exception = 1'b1;
1275                            riscv::CSR_STVAL:
1276       1/1(1 unreachable)          if (CVA6Cfg.RVS &amp;&amp; CVA6Cfg.TvalEn) stval_d = csr_wdata;
1277       1/1                  else update_access_exception = 1'b1;
1278                            // supervisor address translation and protection
1279                            riscv::CSR_SATP: begin
1280       1/1                    if (CVA6Cfg.RVS) begin
1281                                // intercept SATP writes if in S-Mode and TVM is enabled
1282       <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; mstatus_q.tvm) update_access_exception = 1'b1;
1283                                else begin
1284       <font color = "grey">unreachable  </font>              satp = satp_t'(csr_wdata);
1285                                  // only make ASID_LEN - 1 bit stick, that way software can figure out how many ASID bits are supported
1286       <font color = "grey">unreachable  </font>              satp.asid = satp.asid &amp; {{(CVA6Cfg.ASIDW - CVA6Cfg.ASID_WIDTH) {1'b0}}, {CVA6Cfg.ASID_WIDTH{1'b1}}};
1287                                  // only update if we actually support this mode
1288       <font color = "grey">unreachable  </font>              if (config_pkg::vm_mode_t'(satp.mode) == config_pkg::ModeOff ||
1289                                                    config_pkg::vm_mode_t'(satp.mode) == CVA6Cfg.MODE_SV)
1290       <font color = "grey">unreachable  </font>                satp_d = satp;
                   <font color = "red">==>  MISSING_ELSE</font>
1291                                end
1292                                // changing the mode can have side-effects on address translation (e.g.: other instructions), re-fetch
1293                                // the next instruction by executing a flush
1294       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1295                              end else begin
1296       1/1                      update_access_exception = 1'b1;
1297                              end
1298                            end
1299                            riscv::CSR_SENVCFG:
1300       1/1(1 unreachable)          if (CVA6Cfg.RVU) fiom_d = csr_wdata[0];
1301       1/1                  else update_access_exception = 1'b1;
1302                            //hypervisor mode registers
1303                            riscv::CSR_HSTATUS: begin
1304       1/1                    if (CVA6Cfg.RVH) begin
1305       <font color = "grey">unreachable  </font>            mask = ariane_pkg::HSTATUS_WRITE_MASK[CVA6Cfg.XLEN-1:0];
1306       <font color = "grey">unreachable  </font>            hstatus_d = (hstatus_q &amp; ~{{64-CVA6Cfg.XLEN{1'b0}}, mask}) | {{64-CVA6Cfg.XLEN{1'b0}}, (csr_wdata &amp; mask)};
1307                                // this instruction has side-effects
1308       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1309                              end else begin
1310       1/1                      update_access_exception = 1'b1;
1311                              end
1312                            end
1313                            riscv::CSR_HEDELEG: begin
1314       1/1                    if (CVA6Cfg.RVH) begin
1315       <font color = "grey">unreachable  </font>            mask = (1 &lt;&lt; riscv::INSTR_ADDR_MISALIGNED) |
1316                                   (1 &lt;&lt; riscv::INSTR_ACCESS_FAULT) |
1317                                   (1 &lt;&lt; riscv::ILLEGAL_INSTR) |
1318                                   (1 &lt;&lt; riscv::BREAKPOINT) |
1319                                   (1 &lt;&lt; riscv::LD_ADDR_MISALIGNED) |
1320                                   (1 &lt;&lt; riscv::LD_ACCESS_FAULT) |
1321                                   (1 &lt;&lt; riscv::ST_ADDR_MISALIGNED) |
1322                                   (1 &lt;&lt; riscv::ST_ACCESS_FAULT) |
1323                                   (1 &lt;&lt; riscv::ENV_CALL_UMODE) |
1324                                   (1 &lt;&lt; riscv::INSTR_PAGE_FAULT) |
1325                                   (1 &lt;&lt; riscv::LOAD_PAGE_FAULT) |
1326                                   (1 &lt;&lt; riscv::STORE_PAGE_FAULT);
1327       <font color = "grey">unreachable  </font>            hedeleg_d = (hedeleg_q &amp; ~mask) | (csr_wdata &amp; mask);
1328                              end else begin
1329       1/1                      update_access_exception = 1'b1;
1330                              end
1331                            end
1332                            riscv::CSR_HIDELEG: begin
1333       1/1                    if (CVA6Cfg.RVH) begin
1334       <font color = "grey">unreachable  </font>            hideleg_d = (hideleg_q &amp; ~VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0]) | (csr_wdata &amp; VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0]);
1335                              end else begin
1336       1/1                      update_access_exception = 1'b1;
1337                              end
1338                            end
1339                            riscv::CSR_HIE: begin
1340       1/1                    if (CVA6Cfg.RVH) begin
1341       <font color = "grey">unreachable  </font>            mask  = HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
1342       <font color = "grey">unreachable  </font>            mie_d = (mie_q &amp; ~mask) | (csr_wdata &amp; mask);
1343                              end else begin
1344       1/1                      update_access_exception = 1'b1;
1345                              end
1346                            end
1347                            riscv::CSR_HIP: begin
1348       1/1                    if (CVA6Cfg.RVH) begin
1349       <font color = "grey">unreachable  </font>            mask  = CVA6Cfg.XLEN'(riscv::MIP_VSSIP);
1350       <font color = "grey">unreachable  </font>            mip_d = (mip_q &amp; ~mask) | (csr_wdata &amp; mask);
1351                              end else begin
1352       1/1                      update_access_exception = 1'b1;
1353                              end
1354                            end
1355                            riscv::CSR_HVIP: begin
1356       1/1                    if (CVA6Cfg.RVH) begin
1357       <font color = "grey">unreachable  </font>            mask  = VS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
1358       <font color = "grey">unreachable  </font>            mip_d = (mip_q &amp; ~mask) | (csr_wdata &amp; mask);
1359                              end else begin
1360       1/1                      update_access_exception = 1'b1;
1361                              end
1362                            end
1363                            riscv::CSR_HCOUNTEREN: begin
1364       1/1                    if (CVA6Cfg.RVH) begin
1365       <font color = "grey">unreachable  </font>            hcounteren_d = {{CVA6Cfg.XLEN - 32{1'b0}}, csr_wdata[31:0]};
1366                              end else begin
1367       1/1                      update_access_exception = 1'b1;
1368                              end
1369                            end
1370                            riscv::CSR_HTVAL: begin
1371       1/1                    if (CVA6Cfg.RVH) begin
1372       <font color = "grey">unreachable  </font>            htval_d = csr_wdata;
1373                              end else begin
1374       1/1                      update_access_exception = 1'b1;
1375                              end
1376                            end
1377                            riscv::CSR_HTINST: begin
1378       1/1                    if (CVA6Cfg.RVH) begin
1379       <font color = "grey">unreachable  </font>            htinst_d = {{CVA6Cfg.XLEN - 32{1'b0}}, csr_wdata[31:0]};
1380                              end else begin
1381       1/1                      update_access_exception = 1'b1;
1382                              end
1383                            end
1384                            //TODO Hyp: implement hgeie write
1385                            riscv::CSR_HGEIE: begin
1386       1/1                    if (!CVA6Cfg.RVH) begin
1387       1/1                      update_access_exception = 1'b1;
1388                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1389                            end
1390                            riscv::CSR_HGATP: begin
1391       1/1                    if (CVA6Cfg.RVH) begin
1392                                // intercept HGATP writes if in HS-Mode and TVM is enabled
1393       <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; !v_q &amp;&amp; mstatus_q.tvm)
1394       <font color = "grey">unreachable  </font>              update_access_exception = 1'b1;
1395                                else begin
1396       <font color = "grey">unreachable  </font>              hgatp = hgatp_t'(csr_wdata);
1397                                  //hardwire PPN[1:0] to zero
1398       <font color = "grey">unreachable  </font>              hgatp[1:0] = 2'b0;
1399                                  // only make VMID_LEN - 1 bit stick, that way software can figure out how many VMID bits are supported
1400       <font color = "grey">unreachable  </font>              hgatp.vmid = hgatp.vmid &amp; {{(CVA6Cfg.VMIDW - CVA6Cfg.VMID_WIDTH) {1'b0}}, {CVA6Cfg.VMID_WIDTH{1'b1}}};
1401                                  // only update if we actually support this mode
1402       <font color = "grey">unreachable  </font>              if (config_pkg::vm_mode_t'(hgatp.mode) == config_pkg::ModeOff ||
1403                                                config_pkg::vm_mode_t'(hgatp.mode) == CVA6Cfg.MODE_SV)
1404       <font color = "grey">unreachable  </font>                hgatp_d = hgatp;
                   <font color = "red">==>  MISSING_ELSE</font>
1405                                end
1406                                // changing the mode can have side-effects on address translation (e.g.: other instructions), re-fetch
1407                                // the next instruction by executing a flush
1408       <font color = "grey">unreachable  </font>            flush_o = 1'b1;
1409                              end else begin
1410       1/1                      update_access_exception = 1'b1;
1411                              end
1412                            end
1413                            riscv::CSR_HENVCFG:
1414       1/1(1 unreachable)          if (CVA6Cfg.RVH) fiom_d = csr_wdata[0];
1415       1/1                  else update_access_exception = 1'b1;
1416                            riscv::CSR_MSTATUS: begin
1417       1/1                    mstatus_d    = {{64 - CVA6Cfg.XLEN{1'b0}}, csr_wdata};
1418       1/1                    mstatus_d.xs = riscv::Off;
1419       1/1                    if (!CVA6Cfg.FpPresent) begin
1420       1/1                      mstatus_d.fs = riscv::Off;
1421                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1422       1/1                    if (!CVA6Cfg.RVV) begin
1423       1/1                      mstatus_d.vs = riscv::Off;
1424                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1425       1/1                    if (!CVA6Cfg.RVS) begin
1426       1/1                      mstatus_d.sie  = riscv::Off;
1427       1/1                      mstatus_d.spie = riscv::Off;
1428       1/1                      mstatus_d.spp  = riscv::Off;
1429       1/1                      mstatus_d.sum  = riscv::Off;
1430       1/1                      mstatus_d.mxr  = riscv::Off;
1431       1/1                      mstatus_d.tvm  = riscv::Off;
1432       1/1                      mstatus_d.tsr  = riscv::Off;
1433                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1434       1/1                    if (!CVA6Cfg.RVU) begin
1435       1/1                      mstatus_d.tw   = riscv::Off;
1436       1/1                      mstatus_d.mprv = riscv::Off;
1437                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1438       1/1                    if ((!CVA6Cfg.RVH &amp; mstatus_d.mpp == riscv::PRIV_LVL_HS) |
1439                                  (!CVA6Cfg.RVS &amp; mstatus_d.mpp == riscv::PRIV_LVL_S) |
1440                                  (!CVA6Cfg.RVU &amp; mstatus_d.mpp == riscv::PRIV_LVL_U)) begin
1441       1/1                      mstatus_d.mpp = mstatus_q.mpp;
1442                              end
                        MISSING_ELSE
1443       1/1                    mstatus_d.wpri3 = 9'b0;
1444       1/1                    mstatus_d.wpri1 = 1'b0;
1445       1/1                    mstatus_d.wpri2 = 1'b0;
1446       1/1                    mstatus_d.wpri0 = 1'b0;
1447       1/1                    mstatus_d.ube   = 1'b0;  // CVA6 is little-endian
1448                              // this register has side-effects on other registers, flush the pipeline
1449       1/1                    flush_o         = 1'b1;
1450                            end
1451       1/1(1 unreachable)          riscv::CSR_MSTATUSH: if (CVA6Cfg.XLEN != 32) update_access_exception = 1'b1;
                        MISSING_ELSE
1452                            // MISA is WARL (Write Any Value, Reads Legal Value)
1453       1/1                  riscv::CSR_MISA: ;
1454                            // machine exception delegation register
1455                            // 0 - 15 exceptions supported
1456                            riscv::CSR_MEDELEG: begin
1457       1/1                    if (CVA6Cfg.RVS) begin
1458       <font color = "grey">unreachable  </font>            mask = (1 &lt;&lt; riscv::INSTR_ADDR_MISALIGNED) |
1459                                                 (1 &lt;&lt; riscv::INSTR_ACCESS_FAULT) |
1460                                                 (1 &lt;&lt; riscv::ILLEGAL_INSTR) |
1461                                                 (1 &lt;&lt; riscv::BREAKPOINT) |
1462                                                 (1 &lt;&lt; riscv::LD_ADDR_MISALIGNED) |
1463                                                 (1 &lt;&lt; riscv::LD_ACCESS_FAULT) |
1464                                                 (1 &lt;&lt; riscv::ST_ADDR_MISALIGNED) |
1465                                                 (1 &lt;&lt; riscv::ST_ACCESS_FAULT) |
1466                                                 (1 &lt;&lt; riscv::ENV_CALL_UMODE) |
1467                                                 ((CVA6Cfg.RVH ? 1 : 0) &lt;&lt; riscv::ENV_CALL_VSMODE) |
1468                                                 (1 &lt;&lt; riscv::INSTR_PAGE_FAULT) |
1469                                                 (1 &lt;&lt; riscv::LOAD_PAGE_FAULT) |
1470                                                 (1 &lt;&lt; riscv::STORE_PAGE_FAULT) |
1471                                                 ((CVA6Cfg.RVH ? 1 : 0)  &lt;&lt; riscv::INSTR_GUEST_PAGE_FAULT) |
1472                                                 ((CVA6Cfg.RVH ? 1 : 0)  &lt;&lt; riscv::LOAD_GUEST_PAGE_FAULT) |
1473                                                 ((CVA6Cfg.RVH ? 1 : 0)  &lt;&lt; riscv::VIRTUAL_INSTRUCTION) |
1474                                                 ((CVA6Cfg.RVH ? 1 : 0)  &lt;&lt; riscv::STORE_GUEST_PAGE_FAULT);
1475       <font color = "grey">unreachable  </font>            medeleg_d = (medeleg_q &amp; ~mask) | (csr_wdata &amp; mask);
1476                              end else begin
1477       1/1                      update_access_exception = 1'b1;
1478                              end
1479                            end
1480                            // machine interrupt delegation register
1481                            // we do not support user interrupt delegation
1482                            riscv::CSR_MIDELEG: begin
1483       1/1                    if (CVA6Cfg.RVS) begin
1484       <font color = "grey">unreachable  </font>            mask = CVA6Cfg.XLEN'(riscv::MIP_SSIP)
1485                                        | CVA6Cfg.XLEN'(riscv::MIP_STIP)
1486                                        | CVA6Cfg.XLEN'(riscv::MIP_SEIP);
1487       <font color = "grey">unreachable  </font>            if (CVA6Cfg.RVH) begin
1488       <font color = "grey">unreachable  </font>              mideleg_d = (mideleg_q &amp; ~mask) | (csr_wdata &amp; mask) | HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0];
1489                                end else begin
1490       <font color = "grey">unreachable  </font>              mideleg_d = (mideleg_q &amp; ~mask) | (csr_wdata &amp; mask);
1491                                end
1492                              end else begin
1493       1/1                      update_access_exception = 1'b1;
1494                              end
1495                            end
1496                            // mask the register so that unsupported interrupts can never be set
1497                            riscv::CSR_MIE: begin
1498       1/1                    if (CVA6Cfg.RVH) begin
1499       <font color = "grey">unreachable  </font>            mask = HS_DELEG_INTERRUPTS[CVA6Cfg.XLEN-1:0]
1500                                        | CVA6Cfg.XLEN'(riscv::MIP_SSIP)
1501                                        | CVA6Cfg.XLEN'(riscv::MIP_STIP)
1502                                        | CVA6Cfg.XLEN'(riscv::MIP_SEIP)
1503                                        | CVA6Cfg.XLEN'(riscv::MIP_MSIP)
1504                                        | CVA6Cfg.XLEN'(riscv::MIP_MTIP)
1505                                        | CVA6Cfg.XLEN'(riscv::MIP_MEIP);
1506                              end else begin
1507       1/1                      if (CVA6Cfg.RVS) begin
1508       <font color = "grey">unreachable  </font>              mask = CVA6Cfg.XLEN'(riscv::MIP_SSIP)
1509                                          | CVA6Cfg.XLEN'(riscv::MIP_STIP)
1510                                          | CVA6Cfg.XLEN'(riscv::MIP_SEIP)
1511                                          | CVA6Cfg.XLEN'(riscv::MIP_MSIP)
1512                                          | CVA6Cfg.XLEN'(riscv::MIP_MTIP)
1513                                          | CVA6Cfg.XLEN'(riscv::MIP_MEIP);
1514                                end else begin
1515       1/1                        if (CVA6Cfg.SoftwareInterruptEn) begin
1516       <font color = "grey">unreachable  </font>                mask = CVA6Cfg.XLEN'(riscv::MIP_MSIP)  // same shift as MSIE
1517                                    | CVA6Cfg.XLEN'(riscv::MIP_MTIP)  // same shift as MTIE
1518                                    | CVA6Cfg.XLEN'(riscv::MIP_MEIP);  // same shift as MEIE
1519                                  end else begin
1520       1/1                          mask = CVA6Cfg.XLEN'(riscv::MIP_MTIP)  // same shift as MTIE
1521                                    | CVA6Cfg.XLEN'(riscv::MIP_MEIP);  // same shift as MEIE
1522                                  end
1523                                end
1524                              end
1525       1/1                    mie_d = (mie_q &amp; ~mask) | (csr_wdata &amp; mask); // we only support supervisor and M-mode interrupts
1526                            end
1527                    
1528                            riscv::CSR_MTVEC: begin
1529       2/2                    if (!Vectored) mtvec_d = {csr_wdata[CVA6Cfg.XLEN-1:2], 1'b0, Vectored};
1530                              // we are in vector mode, this implementation requires the additional
1531                              // alignment constraint of 64 * 4 bytes
1532                              else
1533       <font color = "grey">unreachable  </font>            mtvec_d = {csr_wdata[CVA6Cfg.XLEN-1:8], 7'b0, Vectored};
1534                            end
1535                            riscv::CSR_MCOUNTEREN: begin
1536       1/1(1 unreachable)            if (CVA6Cfg.RVU) mcounteren_d = {{CVA6Cfg.XLEN - 32{1'b0}}, csr_wdata[31:0]};
1537       1/1                    else update_access_exception = 1'b1;
1538                            end
1539                    
1540       1/1                  riscv::CSR_MSCRATCH: mscratch_d = csr_wdata;
1541       1/1                  riscv::CSR_MEPC: mepc_d = {csr_wdata[CVA6Cfg.XLEN-1:1], 1'b0};
1542       1/1                  riscv::CSR_MCAUSE: mcause_d = csr_wdata;
1543                            riscv::CSR_MTVAL: begin
1544       1/1(1 unreachable)            if (CVA6Cfg.TvalEn) mtval_d = csr_wdata;
                        MISSING_ELSE
1545                            end
1546                            riscv::CSR_MTINST:
1547       1/1(1 unreachable)          if (CVA6Cfg.RVH) mtinst_d = {{CVA6Cfg.XLEN - 32{1'b0}}, csr_wdata[31:0]};
1548       1/1                  else update_access_exception = 1'b1;
1549                            riscv::CSR_MTVAL2:
1550       1/1(1 unreachable)          if (CVA6Cfg.RVH) mtval2_d = csr_wdata;
1551       1/1                  else update_access_exception = 1'b1;
1552                            riscv::CSR_MIP: begin
1553       1/1                    if (CVA6Cfg.RVH) begin
1554       <font color = "grey">unreachable  </font>            mask = CVA6Cfg.XLEN'(riscv::MIP_SSIP)
1555                                        | CVA6Cfg.XLEN'(riscv::MIP_STIP)
1556                                        | CVA6Cfg.XLEN'(riscv::MIP_SEIP)
1557                                        | CVA6Cfg.XLEN'(riscv::MIP_VSSIP);
1558       1/1                    end else if (CVA6Cfg.RVS) begin
1559       <font color = "grey">unreachable  </font>            mask = CVA6Cfg.XLEN'(riscv::MIP_SSIP)
1560                                        | CVA6Cfg.XLEN'(riscv::MIP_STIP)
1561                                        | CVA6Cfg.XLEN'(riscv::MIP_SEIP);
1562                              end else begin
1563       1/1                      mask = '0;
1564                              end
1565       1/1                    mip_d = (mip_q &amp; ~mask) | (csr_wdata &amp; mask);
1566                            end
1567       1/1(1 unreachable)          riscv::CSR_MENVCFG: if (CVA6Cfg.RVU) fiom_d = csr_wdata[0];
                        MISSING_ELSE
1568                            riscv::CSR_MENVCFGH: begin
1569       2/2                    if (!CVA6Cfg.RVU || CVA6Cfg.XLEN != 32) update_access_exception = 1'b1;
                   <font color = "red">==>  MISSING_ELSE</font>
1570                            end
1571                            riscv::CSR_MCOUNTINHIBIT:
1572       1/1                  if (CVA6Cfg.PerfCounterEn)
1573       <font color = "grey">unreachable  </font>          mcountinhibit_d = {csr_wdata[MHPMCounterNum+2:2], 1'b0, csr_wdata[0]};
1574       1/1                  else mcountinhibit_d = '0;
1575                            // performance counters
1576       1/1                  riscv::CSR_MCYCLE: cycle_d[CVA6Cfg.XLEN-1:0] = csr_wdata;
1577                            riscv::CSR_MCYCLEH:
1578       2/2                  if (CVA6Cfg.XLEN == 32) cycle_d[63:32] = csr_wdata;
1579       <font color = "grey">unreachable  </font>        else update_access_exception = 1'b1;
1580       1/1                  riscv::CSR_MINSTRET: instret_d[CVA6Cfg.XLEN-1:0] = csr_wdata;
1581                            riscv::CSR_MINSTRETH:
1582       2/2                  if (CVA6Cfg.XLEN == 32) instret_d[63:32] = csr_wdata;
1583       <font color = "grey">unreachable  </font>        else update_access_exception = 1'b1;
1584                            //Event Selector
1585                            riscv::CSR_MHPM_EVENT_3,
1586                                    riscv::CSR_MHPM_EVENT_4,
1587                                    riscv::CSR_MHPM_EVENT_5,
1588                                    riscv::CSR_MHPM_EVENT_6,
1589                                    riscv::CSR_MHPM_EVENT_7,
1590                                    riscv::CSR_MHPM_EVENT_8,
1591                                    riscv::CSR_MHPM_EVENT_9,
1592                                    riscv::CSR_MHPM_EVENT_10,
1593                                    riscv::CSR_MHPM_EVENT_11,
1594                                    riscv::CSR_MHPM_EVENT_12,
1595                                    riscv::CSR_MHPM_EVENT_13,
1596                                    riscv::CSR_MHPM_EVENT_14,
1597                                    riscv::CSR_MHPM_EVENT_15,
1598                                    riscv::CSR_MHPM_EVENT_16,
1599                                    riscv::CSR_MHPM_EVENT_17,
1600                                    riscv::CSR_MHPM_EVENT_18,
1601                                    riscv::CSR_MHPM_EVENT_19,
1602                                    riscv::CSR_MHPM_EVENT_20,
1603                                    riscv::CSR_MHPM_EVENT_21,
1604                                    riscv::CSR_MHPM_EVENT_22,
1605                                    riscv::CSR_MHPM_EVENT_23,
1606                                    riscv::CSR_MHPM_EVENT_24,
1607                                    riscv::CSR_MHPM_EVENT_25,
1608                                    riscv::CSR_MHPM_EVENT_26,
1609                                    riscv::CSR_MHPM_EVENT_27,
1610                                    riscv::CSR_MHPM_EVENT_28,
1611                                    riscv::CSR_MHPM_EVENT_29,
1612                                    riscv::CSR_MHPM_EVENT_30,
1613                                    riscv::CSR_MHPM_EVENT_31 :     begin
1614       1/1                    perf_we_o   = 1'b1;
1615       1/1                    perf_data_o = csr_wdata;
1616                            end
1617                    
1618                            riscv::CSR_MHPM_COUNTER_3,
1619                                    riscv::CSR_MHPM_COUNTER_4,
1620                                    riscv::CSR_MHPM_COUNTER_5,
1621                                    riscv::CSR_MHPM_COUNTER_6,
1622                                    riscv::CSR_MHPM_COUNTER_7,
1623                                    riscv::CSR_MHPM_COUNTER_8,
1624                                    riscv::CSR_MHPM_COUNTER_9,
1625                                    riscv::CSR_MHPM_COUNTER_10,
1626                                    riscv::CSR_MHPM_COUNTER_11,
1627                                    riscv::CSR_MHPM_COUNTER_12,
1628                                    riscv::CSR_MHPM_COUNTER_13,
1629                                    riscv::CSR_MHPM_COUNTER_14,
1630                                    riscv::CSR_MHPM_COUNTER_15,
1631                                    riscv::CSR_MHPM_COUNTER_16,
1632                                    riscv::CSR_MHPM_COUNTER_17,
1633                                    riscv::CSR_MHPM_COUNTER_18,
1634                                    riscv::CSR_MHPM_COUNTER_19,
1635                                    riscv::CSR_MHPM_COUNTER_20,
1636                                    riscv::CSR_MHPM_COUNTER_21,
1637                                    riscv::CSR_MHPM_COUNTER_22,
1638                                    riscv::CSR_MHPM_COUNTER_23,
1639                                    riscv::CSR_MHPM_COUNTER_24,
1640                                    riscv::CSR_MHPM_COUNTER_25,
1641                                    riscv::CSR_MHPM_COUNTER_26,
1642                                    riscv::CSR_MHPM_COUNTER_27,
1643                                    riscv::CSR_MHPM_COUNTER_28,
1644                                    riscv::CSR_MHPM_COUNTER_29,
1645                                    riscv::CSR_MHPM_COUNTER_30,
1646                                    riscv::CSR_MHPM_COUNTER_31 :  begin
1647       1/1                    perf_we_o   = 1'b1;
1648       1/1                    perf_data_o = csr_wdata;
1649                            end
1650                    
1651                            riscv::CSR_MHPM_COUNTER_3H,
1652                                    riscv::CSR_MHPM_COUNTER_4H,
1653                                    riscv::CSR_MHPM_COUNTER_5H,
1654                                    riscv::CSR_MHPM_COUNTER_6H,
1655                                    riscv::CSR_MHPM_COUNTER_7H,
1656                                    riscv::CSR_MHPM_COUNTER_8H,
1657                                    riscv::CSR_MHPM_COUNTER_9H,
1658                                    riscv::CSR_MHPM_COUNTER_10H,
1659                                    riscv::CSR_MHPM_COUNTER_11H,
1660                                    riscv::CSR_MHPM_COUNTER_12H,
1661                                    riscv::CSR_MHPM_COUNTER_13H,
1662                                    riscv::CSR_MHPM_COUNTER_14H,
1663                                    riscv::CSR_MHPM_COUNTER_15H,
1664                                    riscv::CSR_MHPM_COUNTER_16H,
1665                                    riscv::CSR_MHPM_COUNTER_17H,
1666                                    riscv::CSR_MHPM_COUNTER_18H,
1667                                    riscv::CSR_MHPM_COUNTER_19H,
1668                                    riscv::CSR_MHPM_COUNTER_20H,
1669                                    riscv::CSR_MHPM_COUNTER_21H,
1670                                    riscv::CSR_MHPM_COUNTER_22H,
1671                                    riscv::CSR_MHPM_COUNTER_23H,
1672                                    riscv::CSR_MHPM_COUNTER_24H,
1673                                    riscv::CSR_MHPM_COUNTER_25H,
1674                                    riscv::CSR_MHPM_COUNTER_26H,
1675                                    riscv::CSR_MHPM_COUNTER_27H,
1676                                    riscv::CSR_MHPM_COUNTER_28H,
1677                                    riscv::CSR_MHPM_COUNTER_29H,
1678                                    riscv::CSR_MHPM_COUNTER_30H,
1679                                    riscv::CSR_MHPM_COUNTER_31H :  begin
1680       1/1                    perf_we_o = 1'b1;
1681       2/2                    if (CVA6Cfg.XLEN == 32) perf_data_o = csr_wdata;
1682       <font color = "grey">unreachable  </font>          else update_access_exception = 1'b1;
1683                            end
1684                    
1685       1/1                  riscv::CSR_DCACHE: dcache_d = {{CVA6Cfg.XLEN - 1{1'b0}}, csr_wdata[0]};  // enable bit
1686       1/1                  riscv::CSR_ICACHE: icache_d = {{CVA6Cfg.XLEN - 1{1'b0}}, csr_wdata[0]};  // enable bit
1687                            riscv::CSR_ACC_CONS: begin
1688       1/1                    if (CVA6Cfg.EnableAccelerator) begin
1689       <font color = "grey">unreachable  </font>            acc_cons_d = {{CVA6Cfg.XLEN - 1{1'b0}}, csr_wdata[0]};  // enable bit
1690                              end else begin
1691       1/1                      update_access_exception = 1'b1;
1692                              end
1693                            end
1694                            // PMP locked logic
1695                            // 1. refuse to update any locked entry
1696                            // 2. also refuse to update the entry below a locked TOR entry
1697                            // Note that writes to pmpcfg below a locked TOR entry are valid
1698                            riscv::CSR_PMPCFG0,
1699                                    riscv::CSR_PMPCFG1,
1700                                    riscv::CSR_PMPCFG2,
1701                                    riscv::CSR_PMPCFG3,
1702                                    riscv::CSR_PMPCFG4,
1703                                    riscv::CSR_PMPCFG5,
1704                                    riscv::CSR_PMPCFG6,
1705                                    riscv::CSR_PMPCFG7,
1706                                    riscv::CSR_PMPCFG8,
1707                                    riscv::CSR_PMPCFG9,
1708                                    riscv::CSR_PMPCFG10,
1709                                    riscv::CSR_PMPCFG11,
1710                                    riscv::CSR_PMPCFG12,
1711                                    riscv::CSR_PMPCFG13,
1712                                    riscv::CSR_PMPCFG14,
1713                                    riscv::CSR_PMPCFG15: begin
1714                              // index is calculated using PMPCFG0 as the offset
1715       1/1                    automatic logic [11:0] index = csr_addr.address[11:0] - riscv::CSR_PMPCFG0;
1716                    
1717                              // if index is not even and XLEN==64, raise exception
1718       1/1(1 unreachable)            if (CVA6Cfg.XLEN == 64 &amp;&amp; index[0] == 1'b1) update_access_exception = 1'b1;
1719                              else begin
1720       1/1                      for (int i = 0; i &lt; CVA6Cfg.XLEN / 8; i++) begin
1721       2/2                        if (!pmpcfg_q[index*4+i].locked) pmpcfg_d[index*4+i] = csr_wdata[i*8+:8];
                   <font color = "red">==>  MISSING_ELSE</font>
1722                                end
1723                              end
1724                            end
1725                            riscv::CSR_PMPADDR0,
1726                                    riscv::CSR_PMPADDR1,
1727                                    riscv::CSR_PMPADDR2,
1728                                    riscv::CSR_PMPADDR3,
1729                                    riscv::CSR_PMPADDR4,
1730                                    riscv::CSR_PMPADDR5,
1731                                    riscv::CSR_PMPADDR6,
1732                                    riscv::CSR_PMPADDR7,
1733                                    riscv::CSR_PMPADDR8,
1734                                    riscv::CSR_PMPADDR9,
1735                                    riscv::CSR_PMPADDR10,
1736                                    riscv::CSR_PMPADDR11,
1737                                    riscv::CSR_PMPADDR12,
1738                                    riscv::CSR_PMPADDR13,
1739                                    riscv::CSR_PMPADDR14,
1740                                    riscv::CSR_PMPADDR15,
1741                                    riscv::CSR_PMPADDR16,
1742                                    riscv::CSR_PMPADDR17,
1743                                    riscv::CSR_PMPADDR18,
1744                                    riscv::CSR_PMPADDR19,
1745                                    riscv::CSR_PMPADDR20,
1746                                    riscv::CSR_PMPADDR21,
1747                                    riscv::CSR_PMPADDR22,
1748                                    riscv::CSR_PMPADDR23,
1749                                    riscv::CSR_PMPADDR24,
1750                                    riscv::CSR_PMPADDR25,
1751                                    riscv::CSR_PMPADDR26,
1752                                    riscv::CSR_PMPADDR27,
1753                                    riscv::CSR_PMPADDR28,
1754                                    riscv::CSR_PMPADDR29,
1755                                    riscv::CSR_PMPADDR30,
1756                                    riscv::CSR_PMPADDR31,
1757                                    riscv::CSR_PMPADDR32,
1758                                    riscv::CSR_PMPADDR33,
1759                                    riscv::CSR_PMPADDR34,
1760                                    riscv::CSR_PMPADDR35,
1761                                    riscv::CSR_PMPADDR36,
1762                                    riscv::CSR_PMPADDR37,
1763                                    riscv::CSR_PMPADDR38,
1764                                    riscv::CSR_PMPADDR39,
1765                                    riscv::CSR_PMPADDR40,
1766                                    riscv::CSR_PMPADDR41,
1767                                    riscv::CSR_PMPADDR42,
1768                                    riscv::CSR_PMPADDR43,
1769                                    riscv::CSR_PMPADDR44,
1770                                    riscv::CSR_PMPADDR45,
1771                                    riscv::CSR_PMPADDR46,
1772                                    riscv::CSR_PMPADDR47,
1773                                    riscv::CSR_PMPADDR48,
1774                                    riscv::CSR_PMPADDR49,
1775                                    riscv::CSR_PMPADDR50,
1776                                    riscv::CSR_PMPADDR51,
1777                                    riscv::CSR_PMPADDR52,
1778                                    riscv::CSR_PMPADDR53,
1779                                    riscv::CSR_PMPADDR54,
1780                                    riscv::CSR_PMPADDR55,
1781                                    riscv::CSR_PMPADDR56,
1782                                    riscv::CSR_PMPADDR57,
1783                                    riscv::CSR_PMPADDR58,
1784                                    riscv::CSR_PMPADDR59,
1785                                    riscv::CSR_PMPADDR60,
1786                                    riscv::CSR_PMPADDR61,
1787                                    riscv::CSR_PMPADDR62,
1788                                    riscv::CSR_PMPADDR63: begin
1789                              // index is calculated using PMPADDR0 as the offset
1790       1/1                    automatic logic [11:0] index = csr_addr.address[11:0] - riscv::CSR_PMPADDR0;
1791                              // check if the entry or the entry above is locked
1792       1/1                    if (CVA6Cfg.NrPMPEntries == 0 || (!pmpcfg_q[index].locked &amp;&amp; !(pmpcfg_q[index+1].locked &amp;&amp; pmpcfg_q[index+1].addr_mode == riscv::TOR))) begin
1793       1/1                      pmpaddr_d[index] = csr_wdata[CVA6Cfg.PLEN-3:0];
1794                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1795                            end
1796       1/1                  default: update_access_exception = 1'b1;
1797                          endcase
1798                        end
                        MISSING_ELSE
1799       1/1              if (CVA6Cfg.IS_XLEN64) begin
1800       <font color = "grey">unreachable  </font>      mstatus_d.sxl = riscv::XLEN_64;
1801       <font color = "grey">unreachable  </font>      mstatus_d.uxl = riscv::XLEN_64;
1802                        end
                        MISSING_ELSE
1803       1/1              if (!CVA6Cfg.RVU) begin
1804       1/1                mstatus_d.mpp = riscv::PRIV_LVL_M;
1805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1806                    
1807       1/1              if (CVA6Cfg.RVH) begin
1808       <font color = "grey">unreachable  </font>      hstatus_d.vsxl = riscv::XLEN_64;
1809       <font color = "grey">unreachable  </font>      vsstatus_d.uxl = riscv::XLEN_64;
1810                        end
                        MISSING_ELSE
1811                        // mark the floating point extension register as dirty
1812       1/1              if (CVA6Cfg.FpPresent &amp;&amp; (dirty_fp_state_csr || dirty_fp_state_i)) begin
1813       <font color = "grey">unreachable  </font>      mstatus_d.fs = riscv::Dirty;
1814       <font color = "grey">unreachable  </font>      if (CVA6Cfg.RVH) begin
1815       <font color = "grey">unreachable  </font>        vsstatus_d.fs = v_q &amp; riscv::Dirty;
1816                          end
                   <font color = "red">==>  MISSING_ELSE</font>
1817                        end
                        MISSING_ELSE
1818                        // mark the vector extension register as dirty
1819       1/1              if (CVA6Cfg.RVV &amp;&amp; dirty_v_state_i) begin
1820       <font color = "grey">unreachable  </font>      mstatus_d.vs = riscv::Dirty;
1821                        end
                        MISSING_ELSE
1822                        // hardwired extension registers
1823       1/1              if (CVA6Cfg.RVS || CVA6Cfg.RVF) begin
1824       <font color = "grey">unreachable  </font>      mstatus_d.sd = (mstatus_q.xs == riscv::Dirty) | (mstatus_q.fs == riscv::Dirty);
1825                        end else begin
1826       1/1                mstatus_d.sd = riscv::Off;
1827                        end
1828       1/1              if (CVA6Cfg.RVH) begin
1829       <font color = "grey">unreachable  </font>      vsstatus_d.sd = (vsstatus_q.xs == riscv::Dirty) | (vsstatus_q.fs == riscv::Dirty);
1830                        end
                        MISSING_ELSE
1831                    
1832                        // reserve PMPCFG bits 5 and 6 (hardwire to 0)
1833       1/1              if (CVA6Cfg.NrPMPEntries != 0)
1834       <font color = "grey">unreachable  </font>      for (int i = 0; i &lt; CVA6Cfg.NrPMPEntries; i++) pmpcfg_d[i].reserved = 2'b0;
1835                    
1836                        // write the floating point status register
1837                        if (CVA6Cfg.FpPresent &amp;&amp; csr_write_fflags_i) begin
                        MISSING_ELSE
1837       1/1              if (CVA6Cfg.FpPresent &amp;&amp; csr_write_fflags_i) begin
1838       <font color = "grey">unreachable  </font>      fcsr_d.fflags = csr_wdata_i[4:0] | fcsr_q.fflags;
1839                        end
                        MISSING_ELSE
1840                    
1841                        // ----------------------------
1842                        // Accelerator FP imprecise exceptions
1843                        // ----------------------------
1844                    
1845                        // Update fflags as soon as a FP exception occurs in the accelerator
1846                        // The exception is imprecise, and the fcsr.fflags update always happens immediately
1847       1/1              if (CVA6Cfg.EnableAccelerator) begin
1848       <font color = "grey">unreachable  </font>      fcsr_d.fflags |= acc_fflags_ex_valid_i ? acc_fflags_ex_i : 5'b0;
1849                        end
                        MISSING_ELSE
1850                    
1851                        // ---------------------
1852                        // External Interrupts
1853                        // ---------------------
1854                        // Machine Mode External Interrupt Pending
1855       1/1              mip_d[riscv::IRQ_M_EXT] = irq_i[0];
1856                        // Machine software interrupt
1857       1/1              mip_d[riscv::IRQ_M_SOFT] = CVA6Cfg.SoftwareInterruptEn &amp;&amp; ipi_i;
1858                        // Timer interrupt pending, coming from platform timer
1859       1/1              mip_d[riscv::IRQ_M_TIMER] = time_irq_i;
1860                    
1861                        // -----------------------
1862                        // Manage Exception Stack
1863                        // -----------------------
1864                        // update exception CSRs
1865                        // we got an exception update cause, pc and stval register
1866       1/1              trap_to_priv_lvl = riscv::PRIV_LVL_M;
1867       1/1              trap_to_v = 1'b0;
1868                        // Exception is taken and we are not in debug mode
1869                        // exceptions in debug mode don't update any fields
1870       1/1              if (!debug_mode &amp;&amp; ex_cause_is_not_debug_request &amp;&amp; ex_i.valid) begin
1871                          // do not flush, flush is reserved for CSR writes with side effects
1872       1/1                flush_o = 1'b0;
1873                          // figure out where to trap to
1874                          // a m-mode trap might be delegated if we are taking it in S mode
1875                          // first figure out if this was an exception or an interrupt e.g.: look at bit (XLEN-1)
1876                          // the cause register can only be $clog2(CVA6Cfg.XLEN) bits long (as we only support XLEN exceptions)
1877       1/1                if (CVA6Cfg.RVS) begin
1878       <font color = "grey">unreachable  </font>        if ((ex_i.cause[CVA6Cfg.XLEN-1] &amp;&amp; mideleg_q[ex_i.cause[$clog2(
1879                                    CVA6Cfg.XLEN
1880                                )-1:0]]) || (~ex_i.cause[CVA6Cfg.XLEN-1] &amp;&amp; medeleg_q[ex_i.cause[$clog2(
1881                                    CVA6Cfg.XLEN
1882                                )-1:0]])) begin
1883                              // traps never transition from a more-privileged mode to a less privileged mode
1884                              // so if we are already in M mode, stay there
1885       <font color = "grey">unreachable  </font>          trap_to_priv_lvl = (priv_lvl_o == riscv::PRIV_LVL_M) ? riscv::PRIV_LVL_M : riscv::PRIV_LVL_S;
1886       <font color = "grey">unreachable  </font>          if (CVA6Cfg.RVH) begin
1887       <font color = "grey">unreachable  </font>            if ((ex_i.cause[CVA6Cfg.XLEN-1] &amp;&amp; hideleg_q[ex_i.cause[$clog2(
1888                                        CVA6Cfg.XLEN
1889                                    )-1:0]]) || (~ex_i.cause[CVA6Cfg.XLEN-1] &amp;&amp; hedeleg_q[ex_i.cause[$clog2(
1890                                        CVA6Cfg.XLEN
1891                                    )-1:0]])) begin
1892                                  // trap to VS only if it is  the currently active mode
1893       <font color = "grey">unreachable  </font>              trap_to_v = v_q;
1894                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1895                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1896                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1897                          end
                        MISSING_ELSE
1898                    
1899                          // trap to supervisor mode
1900       1/1                if (CVA6Cfg.RVS &amp;&amp; trap_to_priv_lvl == riscv::PRIV_LVL_S) begin
1901       <font color = "grey">unreachable  </font>        if (CVA6Cfg.RVH &amp;&amp; trap_to_v) begin
1902                              // update sstatus
1903       <font color = "grey">unreachable  </font>          vsstatus_d.sie = 1'b0;
1904       <font color = "grey">unreachable  </font>          vsstatus_d.spie = (CVA6Cfg.RVH) ? vsstatus_q.sie : '0;
1905                              // this can either be user or supervisor mode
1906       <font color = "grey">unreachable  </font>          vsstatus_d.spp = priv_lvl_q[0];
1907                              // set cause
1908       <font color = "grey">unreachable  </font>          vscause_d = ex_i.cause[CVA6Cfg.XLEN-1] ? {ex_i.cause[CVA6Cfg.XLEN-1:2], 2'b01} : ex_i.cause;
1909                              // set epc
1910       <font color = "grey">unreachable  </font>          vsepc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
1911                              // set vstval
1912       <font color = "grey">unreachable  </font>          vstval_d        = (ariane_pkg::ZERO_TVAL
1913                                                 &amp;&amp; (ex_i.cause inside {
1914                                                 riscv::ILLEGAL_INSTR,
1915                                                 riscv::BREAKPOINT,
1916                                                 riscv::ENV_CALL_UMODE
1917                                                 } || ex_i.cause[CVA6Cfg.XLEN-1])) ? '0 : ex_i.tval;
1918                            end else begin
1919                              // update sstatus
1920       <font color = "grey">unreachable  </font>          mstatus_d.sie = 1'b0;
1921       <font color = "grey">unreachable  </font>          mstatus_d.spie = mstatus_q.sie;
1922                              // this can either be user or supervisor mode
1923       <font color = "grey">unreachable  </font>          mstatus_d.spp = priv_lvl_q[0];
1924                              // set cause
1925       <font color = "grey">unreachable  </font>          scause_d = ex_i.cause;
1926                              // set epc
1927       <font color = "grey">unreachable  </font>          sepc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
1928                              // set mtval or stval
1929       <font color = "grey">unreachable  </font>          stval_d        = (ariane_pkg::ZERO_TVAL
1930                                                      &amp;&amp; (ex_i.cause inside {
1931                                                        riscv::ILLEGAL_INSTR,
1932                                                        riscv::BREAKPOINT,
1933                                                        riscv::ENV_CALL_UMODE,
1934                                                        riscv::ENV_CALL_SMODE,
1935                                                        riscv::ENV_CALL_MMODE
1936                                                      } || ex_i.cause[CVA6Cfg.XLEN-1])) ? '0 : ex_i.tval;
1937       <font color = "grey">unreachable  </font>          if (CVA6Cfg.RVH) begin
1938       <font color = "grey">unreachable  </font>            htinst_d       = (ariane_pkg::ZERO_TVAL
1939                                                  &amp;&amp; (ex_i.cause inside {
1940                                                    riscv::INSTR_ACCESS_FAULT,
1941                                                    riscv::ILLEGAL_INSTR,
1942                                                    riscv::BREAKPOINT,
1943                                                    riscv::ENV_CALL_UMODE,
1944                                                    riscv::ENV_CALL_SMODE,
1945                                                    riscv::ENV_CALL_MMODE,
1946                                                    riscv::INSTR_PAGE_FAULT,
1947                                                    riscv::INSTR_GUEST_PAGE_FAULT,
1948                                                    riscv::VIRTUAL_INSTRUCTION
1949                                                  } || ex_i.cause[CVA6Cfg.XLEN-1])) ? '0 : {{CVA6Cfg.XLEN - 32 {1'b0}}, ex_i.tinst};
1950       <font color = "grey">unreachable  </font>            hstatus_d.spvp = v_q ? priv_lvl_q[0] : hstatus_d.spvp;
1951       <font color = "grey">unreachable  </font>            htval_d = {{CVA6Cfg.XLEN - CVA6Cfg.GPLEN + 2{1'b0}}, ex_i.tval2[CVA6Cfg.GPLEN-1:2]};
1952       <font color = "grey">unreachable  </font>            hstatus_d.gva = ex_i.gva;
1953       <font color = "grey">unreachable  </font>            hstatus_d.spv = v_q;
1954                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1955                            end
1956                            // trap to machine mode
1957                          end else begin
1958                            // update mstatus
1959       1/1                  mstatus_d.mie = 1'b0;
1960       1/1                  mstatus_d.mpie = mstatus_q.mie;
1961                            // save the previous privilege mode
1962       1/1                  mstatus_d.mpp = priv_lvl_q;
1963       1/1                  mcause_d = ex_i.cause;
1964                            // set epc
1965       1/1                  mepc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
1966                            // set mtval or stval
1967       1/1                  if (CVA6Cfg.TvalEn) begin
1968       <font color = "grey">unreachable  </font>          mtval_d        = (ariane_pkg::ZERO_TVAL
1969                                                        &amp;&amp; (ex_i.cause inside {
1970                                                          riscv::ILLEGAL_INSTR,
1971                                                          riscv::BREAKPOINT,
1972                                                          riscv::ENV_CALL_UMODE,
1973                                                          riscv::ENV_CALL_SMODE,
1974                                                          riscv::ENV_CALL_MMODE
1975                                                        } || ex_i.cause[CVA6Cfg.GPLEN-1])) ? '0 : ex_i.tval;
1976                            end else begin
1977       1/1                    mtval_d = '0;
1978                            end
1979                    
1980       1/1                  if (CVA6Cfg.RVH) begin
1981                              // save previous virtualization mode
1982       <font color = "grey">unreachable  </font>          mstatus_d.mpv = v_q;
1983       <font color = "grey">unreachable  </font>          mtinst_d       = (ariane_pkg::ZERO_TVAL
1984                                                &amp;&amp; (ex_i.cause inside {
1985                                                  riscv::INSTR_ADDR_MISALIGNED,
1986                                                  riscv::INSTR_ACCESS_FAULT,
1987                                                  riscv::ILLEGAL_INSTR,
1988                                                  riscv::BREAKPOINT,
1989                                                  riscv::ENV_CALL_UMODE,
1990                                                  riscv::ENV_CALL_SMODE,
1991                                                  riscv::ENV_CALL_MMODE,
1992                                                  riscv::INSTR_PAGE_FAULT,
1993                                                  riscv::INSTR_GUEST_PAGE_FAULT,
1994                                                  riscv::VIRTUAL_INSTRUCTION
1995                                                } || ex_i.cause[CVA6Cfg.XLEN-1])) ? '0 : {{CVA6Cfg.XLEN - 32 {1'b0}}, ex_i.tinst};
1996       <font color = "grey">unreachable  </font>          mtval2_d = {{CVA6Cfg.XLEN - CVA6Cfg.GPLEN + 2{1'b0}}, ex_i.tval2[CVA6Cfg.GPLEN-1:2]};
1997       <font color = "grey">unreachable  </font>          mstatus_d.gva = ex_i.gva;
1998                            end
                        MISSING_ELSE
1999                          end
2000                    
2001       1/1                priv_lvl_d = trap_to_priv_lvl;
2002       1/1                if (CVA6Cfg.RVH) begin
2003       <font color = "grey">unreachable  </font>        v_d = trap_to_v;
2004                          end
                        MISSING_ELSE
2005                        end
                        MISSING_ELSE
2006                    
2007                        // ------------------------------
2008                        // Debug
2009                        // ------------------------------
2010                        // Explains why Debug Mode was entered.
2011                        // When there are multiple reasons to enter Debug Mode in a single cycle, hardware should set cause to the cause with the highest priority.
2012                        // 1: An ebreak instruction was executed. (priority 3)
2013                        // 2: The Trigger Module caused a breakpoint exception. (priority 4)
2014                        // 3: The debugger requested entry to Debug Mode. (priority 2)
2015                        // 4: The hart single stepped because step was set. (priority 1)
2016                        // we are currently not in debug mode and could potentially enter
2017       1/1              if (CVA6Cfg.DebugEn) begin
2018       <font color = "grey">unreachable  </font>      if (!debug_mode) begin
2019       <font color = "grey">unreachable  </font>        dcsr_d.prv = priv_lvl_o;
2020                            // save virtualization mode bit
2021       <font color = "grey">unreachable  </font>        dcsr_d.v   = (!CVA6Cfg.RVH) ? 1'b0 : v_q;
2022                            // trigger module fired
2023                    
2024                            // caused by a breakpoint
2025       <font color = "grey">unreachable  </font>        if (ex_i.valid &amp;&amp; ex_i.cause == riscv::BREAKPOINT) begin
2026       <font color = "grey">unreachable  </font>          dcsr_d.prv = priv_lvl_o;
2027                              // save virtualization mode bit
2028       <font color = "grey">unreachable  </font>          dcsr_d.v   = (!CVA6Cfg.RVH) ? 1'b0 : v_q;
2029                              // check that we actually want to enter debug depending on the privilege level we are currently in
2030       <font color = "grey">unreachable  </font>          unique case (priv_lvl_o)
2031                                riscv::PRIV_LVL_M: begin
2032       <font color = "grey">unreachable  </font>              debug_mode_d   = dcsr_q.ebreakm;
2033       <font color = "grey">unreachable  </font>              set_debug_pc_o = dcsr_q.ebreakm;
2034                                end
2035                                riscv::PRIV_LVL_S: begin
2036       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVS) begin
2037       <font color = "grey">unreachable  </font>                debug_mode_d   = (CVA6Cfg.RVH &amp;&amp; v_q) ? dcsr_q.ebreakvs : dcsr_q.ebreaks;
2038       <font color = "grey">unreachable  </font>                set_debug_pc_o = (CVA6Cfg.RVH &amp;&amp; v_q) ? dcsr_q.ebreakvs : dcsr_q.ebreaks;
2039                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
2040                                end
2041                                riscv::PRIV_LVL_U: begin
2042       <font color = "grey">unreachable  </font>              if (CVA6Cfg.RVU) begin
2043       <font color = "grey">unreachable  </font>                debug_mode_d   = (CVA6Cfg.RVH &amp;&amp; v_q) ? dcsr_q.ebreakvu : dcsr_q.ebreaku;
2044       <font color = "grey">unreachable  </font>                set_debug_pc_o = (CVA6Cfg.RVH &amp;&amp; v_q) ? dcsr_q.ebreakvu : dcsr_q.ebreaku;
2045                                  end
                   <font color = "red">==>  MISSING_ELSE</font>
2046                                end
2047       <font color = "grey">unreachable  </font>            default: ;
2048                              endcase
2049                              // save PC of next this instruction e.g.: the next one to be executed
2050       <font color = "grey">unreachable  </font>          dpc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
2051       <font color = "grey">unreachable  </font>          dcsr_d.cause = ariane_pkg::CauseBreakpoint;
2052                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2053                    
2054                            // we've got a debug request
2055       <font color = "grey">unreachable  </font>        if (ex_i.valid &amp;&amp; ex_i.cause == riscv::DEBUG_REQUEST) begin
2056       <font color = "grey">unreachable  </font>          dcsr_d.prv = priv_lvl_o;
2057       <font color = "grey">unreachable  </font>          dcsr_d.v = (!CVA6Cfg.RVH) ? 1'b0 : v_q;
2058                              // save the PC
2059       <font color = "grey">unreachable  </font>          dpc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
2060                              // enter debug mode
2061       <font color = "grey">unreachable  </font>          debug_mode_d = 1'b1;
2062                              // jump to the base address
2063       <font color = "grey">unreachable  </font>          set_debug_pc_o = 1'b1;
2064                              // save the cause as external debug request
2065       <font color = "grey">unreachable  </font>          dcsr_d.cause = ariane_pkg::CauseRequest;
2066                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2067                    
2068                            // single step enable and we just retired an instruction
2069       <font color = "grey">unreachable  </font>        if (dcsr_q.step &amp;&amp; commit_ack_i[0]) begin
2070       <font color = "grey">unreachable  </font>          dcsr_d.prv = priv_lvl_o;
2071       <font color = "grey">unreachable  </font>          dcsr_d.v   = (!CVA6Cfg.RVH) ? 1'b0 : v_q;
2072                              // valid CTRL flow change
2073       <font color = "grey">unreachable  </font>          if (commit_instr_i.fu == CTRL_FLOW) begin
2074                                // we saved the correct target address during execute
2075       <font color = "grey">unreachable  </font>            dpc_d = {
2076                                  {CVA6Cfg.XLEN - CVA6Cfg.VLEN{commit_instr_i.bp.predict_address[CVA6Cfg.VLEN-1]}},
2077                                  commit_instr_i.bp.predict_address
2078                                };
2079                                // exception valid
2080       <font color = "grey">unreachable  </font>          end else if (ex_i.valid) begin
2081       <font color = "grey">unreachable  </font>            dpc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{1'b0}}, trap_vector_base_o};
2082                                // return from environment
2083       <font color = "grey">unreachable  </font>          end else if (eret_o) begin
2084       <font color = "grey">unreachable  </font>            dpc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{1'b0}}, epc_o};
2085                                // consecutive PC
2086                              end else begin
2087       <font color = "grey">unreachable  </font>            dpc_d = {
2088                                  {CVA6Cfg.XLEN - CVA6Cfg.VLEN{commit_instr_i.pc[CVA6Cfg.VLEN-1]}},
2089                                  commit_instr_i.pc + (commit_instr_i.is_compressed ? 'h2 : 'h4)
2090                                };
2091                              end
2092       <font color = "grey">unreachable  </font>          debug_mode_d   = 1'b1;
2093       <font color = "grey">unreachable  </font>          set_debug_pc_o = 1'b1;
2094       <font color = "grey">unreachable  </font>          dcsr_d.cause   = ariane_pkg::CauseSingleStep;
2095                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2096                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2097                          // go in halt-state again when we encounter an exception
2098       <font color = "grey">unreachable  </font>      if (debug_mode &amp;&amp; ex_i.valid &amp;&amp; ex_i.cause == riscv::BREAKPOINT) begin
2099       <font color = "grey">unreachable  </font>        set_debug_pc_o = 1'b1;
2100                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2101                        end
                        MISSING_ELSE
2102                    
2103                        // ------------------------------
2104                        // MPRV - Modify Privilege Level
2105                        // ------------------------------
2106                        // Set the address translation at which the load and stores should occur
2107                        // we can use the previous values since changing the address translation will always involve a pipeline flush
2108       1/1              if (CVA6Cfg.RVH) begin
2109       <font color = "grey">unreachable  </font>      if (mprv &amp;&amp; (mstatus_q.mpv == 1'b0) &amp;&amp; (config_pkg::vm_mode_t'(satp_q.mode) == CVA6Cfg.MODE_SV) &amp;&amp; (mstatus_q.mpp != riscv::PRIV_LVL_M)) begin
2110       <font color = "grey">unreachable  </font>        en_ld_st_translation_d = 1'b1;
2111       <font color = "grey">unreachable  </font>      end else if (mprv &amp;&amp; (mstatus_q.mpv == 1'b1)) begin
2112       <font color = "grey">unreachable  </font>        if (satp_mode_is_sv) begin
2113       <font color = "grey">unreachable  </font>          en_ld_st_translation_d = 1'b1;
2114                            end else begin
2115       <font color = "grey">unreachable  </font>          en_ld_st_translation_d = 1'b0;
2116                            end
2117                          end else begin  // otherwise we go with the regular settings
2118       <font color = "grey">unreachable  </font>        en_ld_st_translation_d = en_translation_o;
2119                          end
2120                    
2121       <font color = "grey">unreachable  </font>      if (mprv &amp;&amp; (mstatus_q.mpv == 1'b1)) begin
2122       <font color = "grey">unreachable  </font>        if (config_pkg::vm_mode_t'(hgatp_q.mode) == CVA6Cfg.MODE_SV) begin
2123       <font color = "grey">unreachable  </font>          en_ld_st_g_translation_d = 1'b1;
2124                            end else begin
2125       <font color = "grey">unreachable  </font>          en_ld_st_g_translation_d = 1'b0;
2126                            end
2127                          end else begin
2128       <font color = "grey">unreachable  </font>        en_ld_st_g_translation_d = en_g_translation_o;
2129                          end
2130                    
2131       <font color = "grey">unreachable  </font>      if (csr_hs_ld_st_inst_i) ld_st_priv_lvl_o = riscv::priv_lvl_t'(hstatus_q.spvp);
2132       <font color = "grey">unreachable  </font>      else ld_st_priv_lvl_o = (mprv) ? mstatus_q.mpp : priv_lvl_o;
2133                    
2134       <font color = "grey">unreachable  </font>      ld_st_v_o = ((mprv ? mstatus_q.mpv : v_q) || (csr_hs_ld_st_inst_i));
2135                    
2136       <font color = "grey">unreachable  </font>      en_ld_st_translation_o = (en_ld_st_translation_q &amp;&amp; !csr_hs_ld_st_inst_i) || (config_pkg::vm_mode_t'(vsatp_q.mode) == CVA6Cfg.MODE_SV &amp;&amp; csr_hs_ld_st_inst_i);
2137                    
2138       <font color = "grey">unreachable  </font>      en_ld_st_g_translation_o = (en_ld_st_g_translation_q &amp;&amp; !csr_hs_ld_st_inst_i) || (csr_hs_ld_st_inst_i &amp;&amp; config_pkg::vm_mode_t'(hgatp_q.mode) == CVA6Cfg.MODE_SV &amp;&amp; csr_hs_ld_st_inst_i);
2139                        end else begin
2140       1/1                if (CVA6Cfg.MmuPresent &amp;&amp; mprv &amp;&amp; satp_mode_is_sv &amp;&amp; (mstatus_q.mpp != riscv::PRIV_LVL_M))
2141       <font color = "grey">unreachable  </font>        en_ld_st_translation_d = 1'b1;
2142                          else  // otherwise we go with the regular settings
2143       1/1                  en_ld_st_translation_d = en_translation_o;
2144                    
2145       1/1                if (CVA6Cfg.RVU) begin
2146       <font color = "grey">unreachable  </font>        ld_st_priv_lvl_o = (mprv) ? mstatus_q.mpp : priv_lvl_o;
2147                          end else begin
2148       1/1                  ld_st_priv_lvl_o = priv_lvl_o;
2149                          end
2150       1/1                en_ld_st_translation_o = en_ld_st_translation_q;
2151       1/1                ld_st_v_o = 1'b0;
2152       1/1                en_ld_st_g_translation_o = 1'b0;
2153                        end
2154                        // ------------------------------
2155                        // Return from Environment
2156                        // ------------------------------
2157                        // When executing an xRET instruction, supposing xPP holds the value y, xIE is set to xPIE; the privilege
2158                        // mode is changed to y; xPIE is set to 1; and xPP is set to U
2159       1/1              if (mret) begin
2160                          // return from exception, IF doesn't care from where we are returning
2161       1/1                eret_o        = 1'b1;
2162                          // return to the previous privilege level and restore all enable flags
2163                          // get the previous machine interrupt enable flag
2164       1/1                mstatus_d.mie = mstatus_q.mpie;
2165                          // restore the previous privilege level
2166       1/1                priv_lvl_d    = mstatus_q.mpp;
2167       1/1                mstatus_d.mpp = riscv::PRIV_LVL_M;
2168       1/1                if (CVA6Cfg.RVU) begin
2169                            // set mpp to user mode
2170       <font color = "grey">unreachable  </font>        mstatus_d.mpp = riscv::PRIV_LVL_U;
2171                          end
                        MISSING_ELSE
2172                          // set mpie to 1
2173       1/1                mstatus_d.mpie = 1'b1;
2174       1/1                if (CVA6Cfg.RVH) begin
2175                            // set virtualization mode
2176       <font color = "grey">unreachable  </font>        v_d           = mstatus_q.mpv;
2177                            //set mstatus mpv to false
2178       <font color = "grey">unreachable  </font>        mstatus_d.mpv = 1'b0;
2179       <font color = "grey">unreachable  </font>        if (mstatus_q.mpp != riscv::PRIV_LVL_M) mstatus_d.mprv = 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
2180                          end
                        MISSING_ELSE
2181                        end
                        MISSING_ELSE
2182                    
2183       1/1              if (CVA6Cfg.RVS &amp;&amp; sret &amp;&amp; virtualization_off) begin
2184                          // return from exception, IF doesn't care from where we are returning
2185       <font color = "grey">unreachable  </font>      eret_o         = 1'b1;
2186                          // return the previous supervisor interrupt enable flag
2187       <font color = "grey">unreachable  </font>      mstatus_d.sie  = mstatus_q.spie;
2188                          // restore the previous privilege level
2189       <font color = "grey">unreachable  </font>      priv_lvl_d     = riscv::priv_lvl_t'({1'b0, mstatus_q.spp});
2190                          // set spp to user mode
2191       <font color = "grey">unreachable  </font>      mstatus_d.spp  = 1'b0;
2192                          // set spie to 1
2193       <font color = "grey">unreachable  </font>      mstatus_d.spie = 1'b1;
2194       <font color = "grey">unreachable  </font>      if (CVA6Cfg.RVH) begin
2195                            // set virtualization mode
2196       <font color = "grey">unreachable  </font>        v_d            = hstatus_q.spv;
2197                            //set hstatus spv to false
2198       <font color = "grey">unreachable  </font>        hstatus_d.spv  = 1'b0;
2199       <font color = "grey">unreachable  </font>        mstatus_d.mprv = 1'b0;
2200                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2201                        end
                        MISSING_ELSE
2202                    
2203       1/1              if (CVA6Cfg.RVH) begin
2204       <font color = "grey">unreachable  </font>      if (sret &amp;&amp; v_q) begin
2205                            // return from exception, IF doesn't care from where we are returning
2206       <font color = "grey">unreachable  </font>        eret_o          = 1'b1;
2207                            // return the previous supervisor interrupt enable flag
2208       <font color = "grey">unreachable  </font>        vsstatus_d.sie  = vsstatus_q.spie;
2209                            // restore the previous privilege level
2210       <font color = "grey">unreachable  </font>        priv_lvl_d      = riscv::priv_lvl_t'({1'b0, vsstatus_q.spp});
2211                            // set spp to user mode
2212       <font color = "grey">unreachable  </font>        vsstatus_d.spp  = 1'b0;
2213                            // set spie to 1
2214       <font color = "grey">unreachable  </font>        vsstatus_d.spie = 1'b1;
2215                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2216                        end
                        MISSING_ELSE
2217                    
2218                        // return from debug mode
2219       1/1              if (CVA6Cfg.DebugEn) begin
2220       <font color = "grey">unreachable  </font>      if (dret) begin
2221                            // return from exception, IF doesn't care from where we are returning
2222       <font color = "grey">unreachable  </font>        eret_o     = 1'b1;
2223                            // restore the previous privilege level
2224       <font color = "grey">unreachable  </font>        priv_lvl_d = riscv::priv_lvl_t'(dcsr_q.prv);
2225       <font color = "grey">unreachable  </font>        if (CVA6Cfg.RVH) begin
2226                              // restore the previous virtualization mode
2227       <font color = "grey">unreachable  </font>          v_d = dcsr_q.v;
2228                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2229                            // actually return from debug mode
2230       <font color = "grey">unreachable  </font>        debug_mode_d = 1'b0;
2231                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2232                        end
                        MISSING_ELSE
2233                      end
2234                    
2235                      // ---------------------------
2236                      // CSR OP Select Logic
2237                      // ---------------------------
2238                      always_comb begin : csr_op_logic
2239       1/1              csr_wdata = csr_wdata_i;
2240       1/1              csr_we    = 1'b1;
2241       1/1              csr_read  = 1'b1;
2242       1/1              mret      = 1'b0;
2243       1/1              sret      = 1'b0;
2244       1/1              dret      = 1'b0;
2245                    
2246       1/1              unique case (csr_op_i)
2247       1/1                CSR_WRITE: csr_wdata = csr_wdata_i;
2248       1/1                CSR_SET:   csr_wdata = csr_wdata_i | csr_rdata;
2249       1/1                CSR_CLEAR: csr_wdata = (~csr_wdata_i) &amp; csr_rdata;
2250       1/1                CSR_READ:  csr_we = 1'b0;
2251                          MRET: begin
2252                            // the return should not have any write or read side-effects
2253       1/1                  csr_we   = 1'b0;
2254       1/1                  csr_read = 1'b0;
2255       1/1                  mret     = 1'b1;  // signal a return from machine mode
2256                          end
2257                          default: begin
2258       1/1                  if (CVA6Cfg.RVS &amp;&amp; csr_op_i == SRET) begin
2259                              // the return should not have any write or read side-effects
2260       <font color = "grey">unreachable  </font>          csr_we   = 1'b0;
2261       <font color = "grey">unreachable  </font>          csr_read = 1'b0;
2262       <font color = "grey">unreachable  </font>          sret     = 1'b1;  // signal a return from supervisor mode
2263       1/1                  end else if (CVA6Cfg.DebugEn &amp;&amp; csr_op_i == DRET) begin
2264                              // the return should not have any write or read side-effects
2265       <font color = "grey">unreachable  </font>          csr_we   = 1'b0;
2266       <font color = "grey">unreachable  </font>          csr_read = 1'b0;
2267       <font color = "grey">unreachable  </font>          dret     = 1'b1;  // signal a return from debug mode
2268                            end else begin
2269       1/1                    csr_we   = 1'b0;
2270       1/1                    csr_read = 1'b0;
2271                            end
2272                          end
2273                        endcase
2274                        // if we are violating our privilges do not update the architectural state
2275       1/1              if (privilege_violation) begin
2276       1/1                csr_we   = 1'b0;
2277       1/1                csr_read = 1'b0;
2278                        end
                        MISSING_ELSE
2279                      end
2280                    
2281                      assign irq_ctrl_o.mie = mie_q;
2282                      assign irq_ctrl_o.mip = mip_q;
2283                      if (CVA6Cfg.RVH) begin
2284                        assign irq_ctrl_o.sie = (v_q) ? vsstatus_q.sie : mstatus_q.sie;
2285                      end else begin
2286                        assign irq_ctrl_o.sie = mstatus_q.sie;
2287                      end
2288                      assign irq_ctrl_o.mideleg = (CVA6Cfg.RVS) ? mideleg_q : '0;
2289                      assign irq_ctrl_o.hideleg = (CVA6Cfg.RVH) ? hideleg_q : '0;
2290                    
2291                      // interrupts are enabled during single step or we are not stepping
2292                      // No need to check interrupts during single step if we don't support DEBUG mode
2293                      if (CVA6Cfg.DebugEn) begin
2294                        assign irq_ctrl_o.global_enable = ~(debug_mode) &amp; (~dcsr_q.step | dcsr_q.stepie)
2295                                                          &amp; ((mstatus_q.mie &amp; (priv_lvl_o == riscv::PRIV_LVL_M | !CVA6Cfg.RVU))
2296                                                          | (CVA6Cfg.RVU &amp; priv_lvl_o != riscv::PRIV_LVL_M));
2297                      end else begin
2298                        assign irq_ctrl_o.global_enable = (mstatus_q.mie &amp; (priv_lvl_o == riscv::PRIV_LVL_M | !CVA6Cfg.RVU))
2299                                                          | (CVA6Cfg.RVU &amp; priv_lvl_o != riscv::PRIV_LVL_M);
2300                      end
2301                    
2302                      always_comb begin : privilege_check
2303       1/1              if (CVA6Cfg.RVH) begin
2304                          automatic riscv::priv_lvl_t access_priv;
2305                          automatic riscv::priv_lvl_t curr_priv;
2306                          automatic logic [SELECT_COUNTER_WIDTH-1:0] sel_cnt_en;
2307                          // transforms S mode accesses into HS mode
2308       <font color = "grey">unreachable  </font>      access_priv = (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; !v_q) ? riscv::PRIV_LVL_HS : priv_lvl_o;
2309       <font color = "grey">unreachable  </font>      curr_priv = priv_lvl_o;
2310       <font color = "grey">unreachable  </font>      sel_cnt_en = {{SELECT_COUNTER_WIDTH - 5{1'b0}}, csr_addr_i[4:0]};
2311                          // -----------------
2312                          // Privilege Check
2313                          // -----------------
2314       <font color = "grey">unreachable  </font>      privilege_violation = 1'b0;
2315       <font color = "grey">unreachable  </font>      virtual_privilege_violation = 1'b0;
2316                          // if we are reading or writing, check for the correct privilege level this has
2317                          // precedence over interrupts
2318       <font color = "grey">unreachable  </font>      if (csr_op_i inside {CSR_WRITE, CSR_SET, CSR_CLEAR, CSR_READ}) begin
2319       <font color = "grey">unreachable  </font>        if (access_priv &lt; csr_addr.csr_decode.priv_lvl) begin
2320       <font color = "grey">unreachable  </font>          if (v_q &amp;&amp; csr_addr.csr_decode.priv_lvl &lt;= riscv::PRIV_LVL_HS)
2321       <font color = "grey">unreachable  </font>            virtual_privilege_violation = 1'b1;
2322       <font color = "grey">unreachable  </font>          else privilege_violation = 1'b1;
2323                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2324                            // check access to debug mode only CSRs
2325       <font color = "grey">unreachable  </font>        if (!debug_mode &amp;&amp; csr_addr_i[11:4] == 8'h7b) begin
2326       <font color = "grey">unreachable  </font>          privilege_violation = 1'b1;
2327                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2328                            // check counter-enabled counter CSR accesses
2329                            // counter address range is C00 to C1F
2330       <font color = "grey">unreachable  </font>        if (CVA6Cfg.RVZihpm) begin
2331       <font color = "grey">unreachable  </font>          if (csr_addr_i inside {[riscv::CSR_HPM_COUNTER_3 : riscv::CSR_HPM_COUNTER_31]} |
2332                                  csr_addr_i inside {[riscv::CSR_HPM_COUNTER_3H : riscv::CSR_HPM_COUNTER_31H]}) begin
2333       <font color = "grey">unreachable  </font>            if (curr_priv == riscv::PRIV_LVL_S &amp;&amp; CVA6Cfg.RVS) begin
2334       <font color = "grey">unreachable  </font>              virtual_privilege_violation = v_q &amp; mcounteren_q[sel_cnt_en] &amp; ~hcounteren_q[sel_cnt_en];
2335       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[sel_cnt_en];
2336       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_U &amp;&amp; CVA6Cfg.RVU) begin
2337       <font color = "grey">unreachable  </font>              virtual_privilege_violation = v_q &amp; mcounteren_q[sel_cnt_en] &amp; ~hcounteren_q[sel_cnt_en];
2338       <font color = "grey">unreachable  </font>              if (v_q) begin
2339       <font color = "grey">unreachable  </font>                privilege_violation = ~mcounteren_q[sel_cnt_en] &amp; ~scounteren_q[sel_cnt_en] &amp; hcounteren_q[sel_cnt_en];
2340                                  end else begin
2341       <font color = "grey">unreachable  </font>                privilege_violation = ~mcounteren_q[sel_cnt_en] &amp; ~scounteren_q[sel_cnt_en];
2342                                  end
2343       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_M) begin
2344       <font color = "grey">unreachable  </font>              privilege_violation = 1'b0;
2345                                end
                   <font color = "red">==>  MISSING_ELSE</font>
2346                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2347                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2348       <font color = "grey">unreachable  </font>        if (CVA6Cfg.RVZicntr) begin
2349       <font color = "grey">unreachable  </font>          if (csr_addr_i inside {[riscv::CSR_CYCLE : riscv::CSR_INSTRET]} |
2350                                  csr_addr_i inside {[riscv::CSR_CYCLEH : riscv::CSR_INSTRETH]}) begin
2351       <font color = "grey">unreachable  </font>            if (curr_priv == riscv::PRIV_LVL_S &amp;&amp; CVA6Cfg.RVS) begin
2352       <font color = "grey">unreachable  </font>              virtual_privilege_violation = v_q &amp; mcounteren_q[sel_cnt_en] &amp; ~hcounteren_q[sel_cnt_en];
2353       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[sel_cnt_en];
2354       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_U &amp;&amp; CVA6Cfg.RVU) begin
2355       <font color = "grey">unreachable  </font>              virtual_privilege_violation = v_q &amp; mcounteren_q[sel_cnt_en] &amp; ~hcounteren_q[sel_cnt_en];
2356       <font color = "grey">unreachable  </font>              if (v_q) begin
2357       <font color = "grey">unreachable  </font>                privilege_violation = ~mcounteren_q[sel_cnt_en] &amp; ~scounteren_q[sel_cnt_en] &amp; hcounteren_q[sel_cnt_en];
2358                                  end else begin
2359       <font color = "grey">unreachable  </font>                privilege_violation = ~mcounteren_q[sel_cnt_en] &amp; ~scounteren_q[sel_cnt_en];
2360                                  end
2361       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_M) begin
2362       <font color = "grey">unreachable  </font>              privilege_violation = 1'b0;
2363                                end
                   <font color = "red">==>  MISSING_ELSE</font>
2364                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2365                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2366                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2367                        end else begin
2368                          // -----------------
2369                          // Privilege Check
2370                          // -----------------
2371       1/1                privilege_violation = 1'b0;
2372                          // if we are reading or writing, check for the correct privilege level this has
2373                          // precedence over interrupts
2374       1/1                if (csr_op_i inside {CSR_WRITE, CSR_SET, CSR_CLEAR, CSR_READ}) begin
2375       1/1                  if (CVA6Cfg.RVU &amp;&amp; (riscv::priv_lvl_t'(priv_lvl_o &amp; csr_addr.csr_decode.priv_lvl) != csr_addr.csr_decode.priv_lvl)) begin
2376       <font color = "grey">unreachable  </font>          privilege_violation = 1'b1;
2377                            end
                        MISSING_ELSE
2378                            // check access to debug mode only CSRs
2379       1/1                  if (!debug_mode &amp;&amp; csr_addr_i[11:4] == 8'h7b) begin
2380       1/1                    privilege_violation = 1'b1;
2381                            end
                        MISSING_ELSE
2382                            // check counter-enabled counter CSR accesses
2383                            // counter address range is C00 to C1F
2384       1/1                  if (CVA6Cfg.RVZihpm) begin
2385       <font color = "grey">unreachable  </font>          if (csr_addr_i inside {[riscv::CSR_HPM_COUNTER_3 : riscv::CSR_HPM_COUNTER_31]} |
2386                                  csr_addr_i inside {[riscv::CSR_HPM_COUNTER_3H : riscv::CSR_HPM_COUNTER_31H]}) begin
2387       <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; CVA6Cfg.RVS) begin
2388       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
2389       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_U &amp;&amp; CVA6Cfg.RVU) begin
2390       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
2391       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_M) begin
2392       <font color = "grey">unreachable  </font>              privilege_violation = 1'b0;
2393                                end
                   <font color = "red">==>  MISSING_ELSE</font>
2394                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2395                            end
                        MISSING_ELSE
2396       1/1                  if (CVA6Cfg.RVZicntr) begin
2397       <font color = "grey">unreachable  </font>          if (csr_addr_i inside {[riscv::CSR_CYCLE : riscv::CSR_INSTRET]} |
2398                                  csr_addr_i inside {[riscv::CSR_CYCLEH : riscv::CSR_INSTRETH]}) begin
2399       <font color = "grey">unreachable  </font>            if (priv_lvl_o == riscv::PRIV_LVL_S &amp;&amp; CVA6Cfg.RVS) begin
2400       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
2401       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_U &amp;&amp; CVA6Cfg.RVU) begin
2402       <font color = "grey">unreachable  </font>              privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
2403       <font color = "grey">unreachable  </font>            end else if (priv_lvl_o == riscv::PRIV_LVL_M) begin
2404       <font color = "grey">unreachable  </font>              privilege_violation = 1'b0;
2405                                end
                   <font color = "red">==>  MISSING_ELSE</font>
2406                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2407                            end
                        MISSING_ELSE
2408                          end
                        MISSING_ELSE
2409                        end
2410                      end
2411                      // ----------------------
2412                      // CSR Exception Control
2413                      // ----------------------
2414                      always_comb begin : exception_ctrl
2415       1/1              csr_exception_o = {
2416                          {CVA6Cfg.XLEN{1'b0}}, {CVA6Cfg.XLEN{1'b0}}, {CVA6Cfg.GPLEN{1'b0}}, {32{1'b0}}, 1'b0, 1'b0
2417                        };
2418                        // ----------------------------------
2419                        // Illegal Access (decode exception)
2420                        // ----------------------------------
2421                        // we got an exception in one of the processes above
2422                        // throw an illegal instruction exception
2423       1/1              if (update_access_exception || read_access_exception) begin
2424       1/1                csr_exception_o.cause = riscv::ILLEGAL_INSTR;
2425                          // we don't set the tval field as this will be set by the commit stage
2426                          // this spares the extra wiring from commit to CSR and back to commit
2427       1/1                csr_exception_o.valid = 1'b1;
2428                        end
                        MISSING_ELSE
2429                    
2430       1/1              if (privilege_violation) begin
2431       1/1                csr_exception_o.cause = riscv::ILLEGAL_INSTR;
2432       1/1                csr_exception_o.valid = 1'b1;
2433                        end
                        MISSING_ELSE
2434                    
2435       1/1              if (CVA6Cfg.RVH) begin
2436       <font color = "grey">unreachable  </font>      if (virtual_update_access_exception || virtual_read_access_exception || virtual_privilege_violation) begin
2437       <font color = "grey">unreachable  </font>      csr_exception_o.cause = riscv::VIRTUAL_INSTRUCTION;
2438       <font color = "grey">unreachable  </font>      csr_exception_o.valid = 1'b1;
2439                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2440                        end
                        MISSING_ELSE
2441                      end
2442                    
2443                      // -------------------
2444                      // Wait for Interrupt
2445                      // -------------------
2446                      always_comb begin : wfi_ctrl
2447                        // wait for interrupt register
2448       1/1              wfi_d = wfi_q;
2449                        // if there is any (enabled) interrupt pending un-stall the core
2450                        // also un-stall if we want to enter debug mode
2451       1/1              if (|(mip_q &amp; mie_q) || (CVA6Cfg.DebugEn &amp;&amp; debug_req_i) || irq_i[1]) begin
2452       1/1                wfi_d = 1'b0;
2453                          // or alternatively if there is no exception pending and we are not in debug mode wait here
2454                          // for the interrupt
2455       1/1              end else if (!debug_mode &amp;&amp; csr_op_i == WFI &amp;&amp; !ex_i.valid) begin
2456       1/1                wfi_d = 1'b1;
2457                        end
                        MISSING_ELSE
2458                      end
2459                    
2460                      // output assignments dependent on privilege mode
2461                      always_comb begin : priv_output
2462       1/1              trap_vector_base_o = {mtvec_q[CVA6Cfg.VLEN-1:2], 2'b0};
2463                        // output user mode stvec
2464       1/1              if (CVA6Cfg.RVS) begin
2465       <font color = "grey">unreachable  </font>      if (trap_to_priv_lvl == riscv::PRIV_LVL_S) begin
2466       <font color = "grey">unreachable  </font>        trap_vector_base_o = (CVA6Cfg.RVH &amp;&amp; trap_to_v) ? {vstvec_q[CVA6Cfg.VLEN-1:2], 2'b0} : {stvec_q[CVA6Cfg.VLEN-1:2], 2'b0};
2467                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2468                        end
                        MISSING_ELSE
2469                    
2470                        // if we are in debug mode jump to a specific address
2471       1/1              if (debug_mode) begin
2472       <font color = "grey">unreachable  </font>      trap_vector_base_o = CVA6Cfg.DmBaseAddress[CVA6Cfg.VLEN-1:0] + CVA6Cfg.ExceptionAddress[CVA6Cfg.VLEN-1:0];
2473                        end
                        MISSING_ELSE
2474                    
2475                        // check if we are in vectored mode, if yes then do BASE + 4 * cause we
2476                        // are imposing an additional alignment-constraint of 64 * 4 bytes since
2477                        // we want to spare the costly addition. Furthermore check to which
2478                        // privilege level we are jumping and whether the vectored mode is
2479                        // activated for _that_ privilege level.
2480       1/1              if (ex_i.cause[CVA6Cfg.XLEN-1]) begin
2481       1/1                if (((CVA6Cfg.RVS || CVA6Cfg.RVU) &amp;&amp; trap_to_priv_lvl == riscv::PRIV_LVL_M &amp;&amp; (!CVA6Cfg.DirectVecOnly &amp;&amp; mtvec_q[0])) || (!CVA6Cfg.RVS &amp;&amp; !CVA6Cfg.RVU &amp;&amp; (!CVA6Cfg.DirectVecOnly &amp;&amp; mtvec_q[0]))) begin
2482       <font color = "grey">unreachable  </font>        trap_vector_base_o[7:2] = ex_i.cause[5:0];
2483                          end
                        MISSING_ELSE
2484       1/1                if (CVA6Cfg.RVS) begin
2485       <font color = "grey">unreachable  </font>        if (trap_to_priv_lvl == riscv::PRIV_LVL_S &amp;&amp; !trap_to_v &amp;&amp; stvec_q[0]) begin
2486       <font color = "grey">unreachable  </font>          trap_vector_base_o[7:2] = ex_i.cause[5:0];
2487                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2488                          end
                        MISSING_ELSE
2489       1/1                if (CVA6Cfg.RVH) begin
2490       <font color = "grey">unreachable  </font>        if (trap_to_priv_lvl == riscv::PRIV_LVL_S &amp;&amp; trap_to_v &amp;&amp; vstvec_q[0]) begin
2491       <font color = "grey">unreachable  </font>          trap_vector_base_o[7:2] = {ex_i.cause[5:2], 2'b01};
2492                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2493                          end
                        MISSING_ELSE
2494                        end
                        MISSING_ELSE
2495                    
2496       1/1              epc_o = mepc_q[CVA6Cfg.VLEN-1:0];
2497                        // we are returning from supervisor or virtual supervisor mode, so take the sepc register
2498       1/1              if (CVA6Cfg.RVS) begin
2499       <font color = "grey">unreachable  </font>      if (sret) begin
2500       <font color = "grey">unreachable  </font>        epc_o = (CVA6Cfg.RVH &amp;&amp; v_q) ? vsepc_q[CVA6Cfg.VLEN-1:0] : sepc_q[CVA6Cfg.VLEN-1:0];
2501                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2502                        end
                        MISSING_ELSE
2503                        // we are returning from debug mode, to take the dpc register
2504       1/1              if (CVA6Cfg.DebugEn) begin
2505       <font color = "grey">unreachable  </font>      if (dret) begin
2506       <font color = "grey">unreachable  </font>        epc_o = dpc_q[CVA6Cfg.VLEN-1:0];
2507                          end
                   <font color = "red">==>  MISSING_ELSE</font>
2508                        end
                        MISSING_ELSE
2509                      end
2510                    
2511                      // -------------------
2512                      // Output Assignments
2513                      // -------------------
2514                      always_comb begin
2515                        // When the SEIP bit is read with a CSRRW, CSRRS, or CSRRC instruction, the value
2516                        // returned in the rd destination register contains the logical-OR of the software-writable
2517                        // bit and the interrupt signal from the interrupt controller.
2518       1/1              csr_rdata_o = csr_rdata;
2519                    
2520       1/1              unique case (conv_csr_addr.address)
2521                          riscv::CSR_MIP:
2522       1/1                csr_rdata_o = csr_rdata | ({{CVA6Cfg.XLEN - 1{1'b0}}, CVA6Cfg.RVS &amp;&amp; irq_i[1]} &lt;&lt; riscv::IRQ_S_EXT);
2523                          // in supervisor mode we also need to check whether we delegated this bit
2524                          riscv::CSR_SIP: begin
2525       1/1                  if (CVA6Cfg.RVS) begin
2526       <font color = "grey">unreachable  </font>          csr_rdata_o = csr_rdata
2527                                                  | ({{CVA6Cfg.XLEN-1{1'b0}}, (irq_i[1] &amp; mideleg_q[riscv::IRQ_S_EXT])} &lt;&lt; riscv::IRQ_S_EXT);
2528                            end
                        MISSING_ELSE
2529                          end
2530       1/1                default: ;
2531                        endcase
2532                      end
2533                    
2534                      // in debug mode we execute with privilege level M
2535                      assign priv_lvl_o = debug_mode ? riscv::PRIV_LVL_M : priv_lvl_q;
2536                      assign v_o = CVA6Cfg.RVH ? v_q : 1'b0;
2537                      assign virtualization_off = CVA6Cfg.RVH ? !v_q : 1'b0;
2538                      // FPU outputs
2539                      assign fflags_o = fcsr_q.fflags;
2540                      assign frm_o = fcsr_q.frm;
2541                      assign fprec_o = fcsr_q.fprec;
2542                      //JVT outputs
2543                      if (CVA6Cfg.RVZCMT) begin
2544                        assign jvt_o.base = jvt_q.base;
2545                        assign jvt_o.mode = jvt_q.mode;
2546                      end else begin
2547                        assign jvt_o.base = '0;
2548                        assign jvt_o.mode = '0;
2549                      end
2550                      // MMU outputs
2551                      assign satp_ppn_o  = CVA6Cfg.RVS ? satp_q.ppn : '0;
2552                      assign vsatp_ppn_o = CVA6Cfg.RVH ? vsatp_q.ppn : '0;
2553                      assign hgatp_ppn_o = CVA6Cfg.RVH ? hgatp_q.ppn : '0;
2554                      if (CVA6Cfg.RVS) begin
2555                        assign asid_o = satp_q.asid[CVA6Cfg.ASID_WIDTH-1:0];
2556                      end else begin
2557                        assign asid_o = '0;
2558                      end
2559                      assign vs_asid_o = CVA6Cfg.RVH ? vsatp_q.asid[CVA6Cfg.ASID_WIDTH-1:0] : '0;
2560                      assign vmid_o = CVA6Cfg.RVH ? hgatp_q.vmid[CVA6Cfg.VMID_WIDTH-1:0] : '0;
2561                      assign sum_o = mstatus_q.sum;
2562                      assign vs_sum_o = CVA6Cfg.RVH ? vsstatus_q.sum : '0;
2563                      assign hu_o = CVA6Cfg.RVH ? hstatus_q.hu : '0;
2564                      // we support bare memory addressing and SV39
2565                      if (CVA6Cfg.RVH) begin
2566                        assign en_translation_o = (((config_pkg::vm_mode_t'(satp_q.mode) == CVA6Cfg.MODE_SV &amp;&amp; !v_q) || (config_pkg::vm_mode_t'(vsatp_q.mode) == CVA6Cfg.MODE_SV &amp;&amp; v_q)) &amp;&amp;
2567                                                   priv_lvl_o != riscv::PRIV_LVL_M)
2568                                                  ? 1'b1
2569                                                  : 1'b0;
2570                        assign en_g_translation_o = (config_pkg::vm_mode_t'(hgatp_q.mode) == CVA6Cfg.MODE_SV &amp;&amp;
2571                                                   priv_lvl_o != riscv::PRIV_LVL_M &amp;&amp; v_q)
2572                                                  ? 1'b1
2573                                                  : 1'b0;
2574                      end else if (CVA6Cfg.RVU) begin
2575                        assign en_translation_o   = (satp_mode_is_sv &amp;&amp; priv_lvl_o != riscv::PRIV_LVL_M) ? 1'b1 : 1'b0;
2576                        assign en_g_translation_o = 1'b0;
2577                      end else begin
2578                        assign en_translation_o   = 1'b0;
2579                        assign en_g_translation_o = 1'b0;
2580                      end
2581                      assign mxr_o  = mstatus_q.mxr;
2582                      assign vmxr_o = CVA6Cfg.RVH ? vsstatus_q.mxr : '0;
2583                      if (CVA6Cfg.RVH) begin
2584                        assign tvm_o = (v_q) ? hstatus_q.vtvm : mstatus_q.tvm;
2585                      end else begin
2586                        assign tvm_o = mstatus_q.tvm;
2587                      end
2588                      assign tw_o  = mstatus_q.tw;
2589                      assign vtw_o = CVA6Cfg.RVH ? hstatus_q.vtw : '0;
2590                      if (CVA6Cfg.RVH) begin
2591                        assign tsr_o = (v_q) ? hstatus_q.vtsr : mstatus_q.tsr;
2592                      end else begin
2593                        assign tsr_o = mstatus_q.tsr;
2594                      end
2595                      assign halt_csr_o = wfi_q;
2596                    `ifdef PITON_ARIANE
2597                      assign icache_en_o = icache_q[0];
2598                    `else
2599                      assign icache_en_o = icache_q[0] &amp; ~debug_mode;
2600                    `endif
2601                      assign dcache_en_o = dcache_q[0];
2602                      assign acc_cons_en_o = CVA6Cfg.EnableAccelerator ? acc_cons_q[0] : 1'b0;
2603                    
2604                      // determine if mprv needs to be considered if in debug mode
2605                      if (CVA6Cfg.DebugEn) begin
2606                        assign mprv = (debug_mode &amp;&amp; !dcsr_q.mprven) ? 1'b0 : mstatus_q.mprv;
2607                      end else begin
2608                        assign mprv = mstatus_q.mprv;
2609                      end
2610                      assign debug_mode_o = debug_mode;
2611                      assign single_step_o = CVA6Cfg.DebugEn ? dcsr_q.step : 1'b0;
2612                      assign mcountinhibit_o = {{29 - MHPMCounterNum{1'b0}}, mcountinhibit_q};
2613                    
2614                      // sequential process
2615                      always_ff @(posedge clk_i or negedge rst_ni) begin
2616       1/1              if (~rst_ni) begin
2617       1/1                priv_lvl_q &lt;= riscv::PRIV_LVL_M;
2618                          // floating-point registers
2619       1/1                fcsr_q     &lt;= '0;
2620       1/1                if (CVA6Cfg.RVZCMT) begin
2621       <font color = "grey">unreachable  </font>        jvt_q &lt;= '0;
2622                          end
                        MISSING_ELSE
2623                          // debug signals
2624       1/1                if (CVA6Cfg.DebugEn) begin
2625       <font color = "grey">unreachable  </font>        debug_mode_q &lt;= 1'b0;
2626       <font color = "grey">unreachable  </font>        dcsr_q       &lt;= '{xdebugver: 4'h4, prv: riscv::PRIV_LVL_M, default: '0};
2627       <font color = "grey">unreachable  </font>        dpc_q        &lt;= '0;
2628       <font color = "grey">unreachable  </font>        dscratch0_q  &lt;= {CVA6Cfg.XLEN{1'b0}};
2629       <font color = "grey">unreachable  </font>        dscratch1_q  &lt;= {CVA6Cfg.XLEN{1'b0}};
2630                          end
                        MISSING_ELSE
2631                          // machine mode registers
2632       1/1                mstatus_q        &lt;= 64'b0;
2633                          // set to boot address + direct mode + 4 byte offset which is the initial trap
2634       1/1                mtvec_rst_load_q &lt;= 1'b1;
2635       1/1                mtvec_q          &lt;= '0;
2636       1/1                mip_q            &lt;= {CVA6Cfg.XLEN{1'b0}};
2637       1/1                mie_q            &lt;= {CVA6Cfg.XLEN{1'b0}};
2638       1/1                mepc_q           &lt;= {CVA6Cfg.XLEN{1'b0}};
2639       1/1                mcause_q         &lt;= {CVA6Cfg.XLEN{1'b0}};
2640       1/1                mcounteren_q     &lt;= {CVA6Cfg.XLEN{1'b0}};
2641       1/1                mscratch_q       &lt;= {CVA6Cfg.XLEN{1'b0}};
2642       1/1(1 unreachable)        if (CVA6Cfg.TvalEn) mtval_q &lt;= {CVA6Cfg.XLEN{1'b0}};
                        MISSING_ELSE
2643       1/1                fiom_q          &lt;= '0;
2644       1/1                dcache_q        &lt;= {{CVA6Cfg.XLEN - 1{1'b0}}, 1'b1};
2645       1/1                icache_q        &lt;= {{CVA6Cfg.XLEN - 1{1'b0}}, 1'b1};
2646       1/1                mcountinhibit_q &lt;= '0;
2647       1/1                acc_cons_q      &lt;= {{CVA6Cfg.XLEN - 1{1'b0}}, CVA6Cfg.EnableAccelerator};
2648                          // supervisor mode registers
2649       1/1                if (CVA6Cfg.RVS) begin
2650       <font color = "grey">unreachable  </font>        medeleg_q    &lt;= {CVA6Cfg.XLEN{1'b0}};
2651       <font color = "grey">unreachable  </font>        mideleg_q    &lt;= {CVA6Cfg.XLEN{1'b0}};
2652       <font color = "grey">unreachable  </font>        sepc_q       &lt;= {CVA6Cfg.XLEN{1'b0}};
2653       <font color = "grey">unreachable  </font>        scause_q     &lt;= {CVA6Cfg.XLEN{1'b0}};
2654       <font color = "grey">unreachable  </font>        stvec_q      &lt;= {CVA6Cfg.XLEN{1'b0}};
2655       <font color = "grey">unreachable  </font>        scounteren_q &lt;= {CVA6Cfg.XLEN{1'b0}};
2656       <font color = "grey">unreachable  </font>        sscratch_q   &lt;= {CVA6Cfg.XLEN{1'b0}};
2657       <font color = "grey">unreachable  </font>        stval_q      &lt;= {CVA6Cfg.XLEN{1'b0}};
2658       <font color = "grey">unreachable  </font>        satp_q       &lt;= {CVA6Cfg.XLEN{1'b0}};
2659                          end
                        MISSING_ELSE
2660                    
2661       1/1                if (CVA6Cfg.RVH) begin
2662       <font color = "grey">unreachable  </font>        v_q                      &lt;= '0;
2663       <font color = "grey">unreachable  </font>        mtval2_q                 &lt;= {CVA6Cfg.XLEN{1'b0}};
2664       <font color = "grey">unreachable  </font>        mtinst_q                 &lt;= {CVA6Cfg.XLEN{1'b0}};
2665       <font color = "grey">unreachable  </font>        hstatus_q                &lt;= 64'b0;
2666       <font color = "grey">unreachable  </font>        hedeleg_q                &lt;= {CVA6Cfg.XLEN{1'b0}};
2667       <font color = "grey">unreachable  </font>        hideleg_q                &lt;= {CVA6Cfg.XLEN{1'b0}};
2668       <font color = "grey">unreachable  </font>        hgeie_q                  &lt;= {CVA6Cfg.XLEN{1'b0}};
2669       <font color = "grey">unreachable  </font>        hgatp_q                  &lt;= {CVA6Cfg.XLEN{1'b0}};
2670       <font color = "grey">unreachable  </font>        hcounteren_q             &lt;= {CVA6Cfg.XLEN{1'b0}};
2671       <font color = "grey">unreachable  </font>        htval_q                  &lt;= {CVA6Cfg.XLEN{1'b0}};
2672       <font color = "grey">unreachable  </font>        htinst_q                 &lt;= {CVA6Cfg.XLEN{1'b0}};
2673                            // virtual supervisor mode registers
2674       <font color = "grey">unreachable  </font>        vsstatus_q               &lt;= 64'b0;
2675       <font color = "grey">unreachable  </font>        vsepc_q                  &lt;= {CVA6Cfg.XLEN{1'b0}};
2676       <font color = "grey">unreachable  </font>        vscause_q                &lt;= {CVA6Cfg.XLEN{1'b0}};
2677       <font color = "grey">unreachable  </font>        vstvec_q                 &lt;= {CVA6Cfg.XLEN{1'b0}};
2678       <font color = "grey">unreachable  </font>        vsscratch_q              &lt;= {CVA6Cfg.XLEN{1'b0}};
2679       <font color = "grey">unreachable  </font>        vstval_q                 &lt;= {CVA6Cfg.XLEN{1'b0}};
2680       <font color = "grey">unreachable  </font>        vsatp_q                  &lt;= {CVA6Cfg.XLEN{1'b0}};
2681       <font color = "grey">unreachable  </font>        en_ld_st_g_translation_q &lt;= 1'b0;
2682                          end
                        MISSING_ELSE
2683                          // timer and counters
2684       1/1                cycle_q                &lt;= 64'b0;
2685       1/1                instret_q              &lt;= 64'b0;
2686                          // aux registers
2687       1/1                en_ld_st_translation_q &lt;= 1'b0;
2688                          // wait for interrupt
2689       1/1                wfi_q                  &lt;= 1'b0;
2690                          // pmp
2691       1/1                for (int i = 0; i &lt; 64; i++) begin
2692       1/1                  if (CVA6Cfg.NrPMPEntries != 0 &amp;&amp; i &lt; CVA6Cfg.NrPMPEntries) begin
2693       <font color = "grey">unreachable  </font>          pmpcfg_q[i]  &lt;= riscv::pmpcfg_t'(CVA6Cfg.PMPCfgRstVal[i]);
2694       <font color = "grey">unreachable  </font>          pmpaddr_q[i] &lt;= CVA6Cfg.PMPAddrRstVal[i][CVA6Cfg.PLEN-3:0];
2695                            end else begin
2696       1/1                    pmpcfg_q[i]  &lt;= '0;
2697       1/1                    pmpaddr_q[i] &lt;= '0;
2698                            end
2699                          end
2700                        end else begin
2701       1/1                priv_lvl_q &lt;= priv_lvl_d;
2702                          // floating-point registers
2703       1/1                fcsr_q     &lt;= fcsr_d;
2704       1/1                if (CVA6Cfg.RVZCMT) begin
2705       <font color = "grey">unreachable  </font>        jvt_q &lt;= jvt_d;
2706                          end
                        MISSING_ELSE
2707                          // debug signals
2708       1/1                if (CVA6Cfg.DebugEn) begin
2709       <font color = "grey">unreachable  </font>        debug_mode_q &lt;= debug_mode_d;
2710       <font color = "grey">unreachable  </font>        dcsr_q       &lt;= dcsr_d;
2711       <font color = "grey">unreachable  </font>        dpc_q        &lt;= dpc_d;
2712       <font color = "grey">unreachable  </font>        dscratch0_q  &lt;= dscratch0_d;
2713       <font color = "grey">unreachable  </font>        dscratch1_q  &lt;= dscratch1_d;
2714                          end
                        MISSING_ELSE
2715                          // machine mode registers
2716       1/1                mstatus_q        &lt;= mstatus_d;
2717       1/1                mtvec_rst_load_q &lt;= 1'b0;
2718       1/1                mtvec_q          &lt;= mtvec_d;
2719       1/1                mip_q            &lt;= mip_d;
2720       1/1                mie_q            &lt;= mie_d;
2721       1/1                mepc_q           &lt;= mepc_d;
2722       1/1                mcause_q         &lt;= mcause_d;
2723       1/1                mcounteren_q     &lt;= mcounteren_d;
2724       1/1                mscratch_q       &lt;= mscratch_d;
2725       1/1(1 unreachable)        if (CVA6Cfg.TvalEn) mtval_q &lt;= mtval_d;
                        MISSING_ELSE
2726       1/1                fiom_q          &lt;= fiom_d;
2727       1/1                dcache_q        &lt;= dcache_d;
2728       1/1                icache_q        &lt;= icache_d;
2729       1/1                mcountinhibit_q &lt;= mcountinhibit_d;
2730       1/1                acc_cons_q      &lt;= acc_cons_d;
2731                          // supervisor mode registers
2732       1/1                if (CVA6Cfg.RVS) begin
2733       <font color = "grey">unreachable  </font>        medeleg_q    &lt;= medeleg_d;
2734       <font color = "grey">unreachable  </font>        mideleg_q    &lt;= mideleg_d;
2735       <font color = "grey">unreachable  </font>        sepc_q       &lt;= sepc_d;
2736       <font color = "grey">unreachable  </font>        scause_q     &lt;= scause_d;
2737       <font color = "grey">unreachable  </font>        stvec_q      &lt;= stvec_d;
2738       <font color = "grey">unreachable  </font>        scounteren_q &lt;= scounteren_d;
2739       <font color = "grey">unreachable  </font>        sscratch_q   &lt;= sscratch_d;
2740       <font color = "grey">unreachable  </font>        if (CVA6Cfg.TvalEn) stval_q &lt;= stval_d;
                   <font color = "red">==>  MISSING_ELSE</font>
2741       <font color = "grey">unreachable  </font>        satp_q &lt;= satp_d;
2742                          end
                        MISSING_ELSE
2743       1/1                if (CVA6Cfg.RVH) begin
2744       <font color = "grey">unreachable  </font>        v_q                      &lt;= v_d;
2745       <font color = "grey">unreachable  </font>        mtval2_q                 &lt;= mtval2_d;
2746       <font color = "grey">unreachable  </font>        mtinst_q                 &lt;= mtinst_d;
2747                            // hypervisor mode registers
2748       <font color = "grey">unreachable  </font>        hstatus_q                &lt;= hstatus_d;
2749       <font color = "grey">unreachable  </font>        hedeleg_q                &lt;= hedeleg_d;
2750       <font color = "grey">unreachable  </font>        hideleg_q                &lt;= hideleg_d;
2751       <font color = "grey">unreachable  </font>        hgeie_q                  &lt;= hgeie_d;
2752       <font color = "grey">unreachable  </font>        hgatp_q                  &lt;= hgatp_d;
2753       <font color = "grey">unreachable  </font>        hcounteren_q             &lt;= hcounteren_d;
2754       <font color = "grey">unreachable  </font>        htval_q                  &lt;= htval_d;
2755       <font color = "grey">unreachable  </font>        htinst_q                 &lt;= htinst_d;
2756                            // virtual supervisor mode registers
2757       <font color = "grey">unreachable  </font>        vsstatus_q               &lt;= vsstatus_d;
2758       <font color = "grey">unreachable  </font>        vsepc_q                  &lt;= vsepc_d;
2759       <font color = "grey">unreachable  </font>        vscause_q                &lt;= vscause_d;
2760       <font color = "grey">unreachable  </font>        vstvec_q                 &lt;= vstvec_d;
2761       <font color = "grey">unreachable  </font>        vsscratch_q              &lt;= vsscratch_d;
2762       <font color = "grey">unreachable  </font>        vstval_q                 &lt;= vstval_d;
2763       <font color = "grey">unreachable  </font>        vsatp_q                  &lt;= vsatp_d;
2764       <font color = "grey">unreachable  </font>        en_ld_st_g_translation_q &lt;= en_ld_st_g_translation_d;
2765                          end
                        MISSING_ELSE
2766                          // timer and counters
2767       1/1                cycle_q                &lt;= cycle_d;
2768       1/1                instret_q              &lt;= instret_d;
2769                          // aux registers
2770       1/1                en_ld_st_translation_q &lt;= en_ld_st_translation_d;
2771                          // wait for interrupt
2772       1/1                wfi_q                  &lt;= wfi_d;
2773                          // pmp
2774       1/1                pmpcfg_q               &lt;= pmpcfg_next;
2775       1/1                pmpaddr_q              &lt;= pmpaddr_next;
2776                        end
2777                      end
2778                    
2779                      // write logic pmp
2780                      always_comb begin : write
2781       1/1              for (int i = 0; i &lt; 64; i++) begin
2782       1/1                if (CVA6Cfg.NrPMPEntries != 0 &amp;&amp; i &lt; CVA6Cfg.NrPMPEntries) begin
2783       <font color = "grey">unreachable  </font>        if (!CVA6Cfg.PMPEntryReadOnly[i]) begin
2784                              // PMP locked logic is handled in the CSR write process above
2785       <font color = "grey">unreachable  </font>          pmpcfg_next[i] = pmpcfg_d[i];
2786                              // We only support &gt;=8-byte granularity, NA4 is not supported
2787       <font color = "grey">unreachable  </font>          if ((!CVA6Cfg.PMPNapotEn &amp;&amp; pmpcfg_d[i].addr_mode == riscv::NAPOT) ||pmpcfg_d[i].addr_mode == riscv::NA4) begin
2788       <font color = "grey">unreachable  </font>            pmpcfg_next[i].addr_mode = pmpcfg_q[i].addr_mode;
2789                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2790                              // Follow collective WARL spec for RWX fields
2791       <font color = "grey">unreachable  </font>          if (pmpcfg_d[i].access_type.r == '0 &amp;&amp; pmpcfg_d[i].access_type.w == '1) begin
2792       <font color = "grey">unreachable  </font>            pmpcfg_next[i].access_type = pmpcfg_q[i].access_type;
2793                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2794                            end else begin
2795       <font color = "grey">unreachable  </font>          pmpcfg_next[i] = pmpcfg_q[i];
2796                            end
2797       <font color = "grey">unreachable  </font>        if (!CVA6Cfg.PMPEntryReadOnly[i]) begin
2798       <font color = "grey">unreachable  </font>          pmpaddr_next[i] = pmpaddr_d[i];
2799                            end else begin
2800       <font color = "grey">unreachable  </font>          pmpaddr_next[i] = pmpaddr_q[i];
2801                            end
2802                          end else begin
2803       1/1                  pmpcfg_next[i]  = '0;
2804       1/1                  pmpaddr_next[i] = '0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod83.html" >csr_regfile</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>41</td><td>40</td><td>97.56</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>41</td><td>40</td><td>97.56</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       468
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; hstatus_q.vtvm &amp;&amp; v_q)
             -------------1------------    -------2------    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       468
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       508
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; mstatus_q.tvm)
             -------------1------------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       508
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       560
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; ((!v_q)) &amp;&amp; mstatus_q.tvm)
             -------------1------------    ----2---    ------3------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       560
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       951
 EXPRESSION (commit_ack_i[0] &amp;&amp; ((!(ex_i.valid &amp;&amp; 1'b0))) &amp;&amp; (((!1'b0) || (1'b0 &amp;&amp; (!mcountinhibit_q[2])))))
             -------1-------    ------------2------------    -----------------------3----------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       955
 EXPRESSION (commit_ack_i[i] &amp;&amp; ((!ex_i.valid)) &amp;&amp; (((!1'b0) || (1'b0 &amp;&amp; (!mcountinhibit_q[2])))))
             -------1-------    -------2-------    -----------------------3----------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1195
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; hstatus_q.vtvm &amp;&amp; v_q)
             -------------1------------    -------2------    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1195
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1202
 EXPRESSION ((vm_mode_t'(vsatp.mode) == ModeOff) || (vm_mode_t'(vsatp.mode) == 4'b1))
             -----------------1-----------------    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1202
 SUB-EXPRESSION (vm_mode_t'(vsatp.mode) == ModeOff)
                -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1202
 SUB-EXPRESSION (vm_mode_t'(vsatp.mode) == 4'b1)
                ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1228
 EXPRESSION (mstatus_d.mpp == PRIV_LVL_HS)
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1282
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; mstatus_q.tvm)
             -------------1------------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1282
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1288
 EXPRESSION ((vm_mode_t'(satp.mode) == ModeOff) || (vm_mode_t'(satp.mode) == 4'b1))
             -----------------1----------------    ---------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1288
 SUB-EXPRESSION (vm_mode_t'(satp.mode) == ModeOff)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1288
 SUB-EXPRESSION (vm_mode_t'(satp.mode) == 4'b1)
                ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1393
 EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; ((!v_q)) &amp;&amp; mstatus_q.tvm)
             -------------1------------    ----2---    ------3------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1393
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1402
 EXPRESSION ((vm_mode_t'(hgatp.mode) == ModeOff) || (vm_mode_t'(hgatp.mode) == 4'b1))
             -----------------1-----------------    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1402
 SUB-EXPRESSION (vm_mode_t'(hgatp.mode) == ModeOff)
                -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1402
 SUB-EXPRESSION (vm_mode_t'(hgatp.mode) == 4'b1)
                ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 EXPRESSION ((((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_HS)) | (((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_S)) | (((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_U)))
             ----------------------1---------------------   ---------------------2---------------------   ---------------------3---------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_HS))
                 ----1----   ---------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (mstatus_d.mpp == PRIV_LVL_HS)
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_S))
                 ----1----   --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (mstatus_d.mpp == PRIV_LVL_S)
                --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (((!1'b0)) &amp; (mstatus_d.mpp == PRIV_LVL_U))
                 ----1----   --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>-</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>-</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 SUB-EXPRESSION (mstatus_d.mpp == PRIV_LVL_U)
                --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1824
 EXPRESSION ((mstatus_q.xs == Dirty) | (mstatus_q.fs == Dirty))
             -----------1-----------   -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1824
 SUB-EXPRESSION (mstatus_q.xs == Dirty)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1824
 SUB-EXPRESSION (mstatus_q.fs == Dirty)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1829
 EXPRESSION ((vsstatus_q.xs == Dirty) | (vsstatus_q.fs == Dirty))
             ------------1-----------   ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1829
 SUB-EXPRESSION (vsstatus_q.xs == Dirty)
                ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1829
 SUB-EXPRESSION (vsstatus_q.fs == Dirty)
                ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1848
 EXPRESSION (acc_fflags_ex_valid_i ? acc_fflags_ex_i : 5'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1870
 EXPRESSION (((!debug_mode)) &amp;&amp; ex_cause_is_not_debug_request &amp;&amp; ex_i.valid)
             -------1-------    --------------2--------------    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1885
 EXPRESSION ((priv_lvl_o == PRIV_LVL_M) ? PRIV_LVL_M : PRIV_LVL_S)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1885
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_M)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1908
 EXPRESSION (ex_i.cause[(32'b00000000000000000000000000100000 - 1)] ? ({ex_i.cause[32'b00000000000000000000000000011111:2], 2'b1}) : ex_i.cause)
             ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1912
 EXPRESSION 
 Number  Term
      1  (ariane_pkg::ZERO_TVAL &amp;&amp; ((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)])) ? '0 : ex_i.tval)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1912
 SUB-EXPRESSION 
 Number  Term
      1  ariane_pkg::ZERO_TVAL &amp;&amp; 
      2  ((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1912
 SUB-EXPRESSION ((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)])
                 ------------------------------------------1-----------------------------------------    ---------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1929
 EXPRESSION 
 Number  Term
      1  (ariane_pkg::ZERO_TVAL &amp;&amp; ((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)])) ? '0 : ex_i.tval)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1929
 SUB-EXPRESSION 
 Number  Term
      1  ariane_pkg::ZERO_TVAL &amp;&amp; 
      2  ((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1929
 SUB-EXPRESSION 
 Number  Term
      1  (ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE}) || 
      2  ex_i.cause[(32'b00000000000000000000000000100000 - 1)])
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1938
 EXPRESSION 
 Number  Term
      1  (ariane_pkg::ZERO_TVAL &amp;&amp; ((ex_i.cause inside {riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)])) ? '0 : ({{(32'b00000000000000000000000000100000 - 32) {1'b0}}, ex_i.tinst}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1938
 SUB-EXPRESSION 
 Number  Term
      1  ariane_pkg::ZERO_TVAL &amp;&amp; 
      2  ((ex_i.cause inside {riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1938
 SUB-EXPRESSION 
 Number  Term
      1  (ex_i.cause inside {riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || 
      2  ex_i.cause[(32'b00000000000000000000000000100000 - 1)])
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1950
 EXPRESSION (v_q ? priv_lvl_q[0] : hstatus_d.spvp)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1968
 EXPRESSION 
 Number  Term
      1  (ariane_pkg::ZERO_TVAL &amp;&amp; (((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE}) || ex_i.cause[(32'b00000000000000000000000000100010 - 1)]))) ? '0 : ex_i.tval)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1968
 SUB-EXPRESSION 
 Number  Term
      1  ariane_pkg::ZERO_TVAL &amp;&amp; 
      2  (((ex_i.cause inside {riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE}) || ex_i.cause[(32'b00000000000000000000000000100010 - 1)])))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1983
 EXPRESSION 
 Number  Term
      1  (ariane_pkg::ZERO_TVAL &amp;&amp; ((ex_i.cause inside {riscv::INSTR_ADDR_MISALIGNED, riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)])) ? '0 : ({{(32'b00000000000000000000000000100000 - 32) {1'b0}}, ex_i.tinst}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1983
 SUB-EXPRESSION 
 Number  Term
      1  ariane_pkg::ZERO_TVAL &amp;&amp; 
      2  ((ex_i.cause inside {riscv::INSTR_ADDR_MISALIGNED, riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || ex_i.cause[(32'b00000000000000000000000000100000 - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1983
 SUB-EXPRESSION 
 Number  Term
      1  (ex_i.cause inside {riscv::INSTR_ADDR_MISALIGNED, riscv::INSTR_ACCESS_FAULT, riscv::ILLEGAL_INSTR, riscv::BREAKPOINT, riscv::ENV_CALL_UMODE, riscv::ENV_CALL_SMODE, riscv::ENV_CALL_MMODE, riscv::INSTR_PAGE_FAULT, riscv::INSTR_GUEST_PAGE_FAULT, riscv::VIRTUAL_INSTRUCTION}) || 
      2  ex_i.cause[(32'b00000000000000000000000000100000 - 1)])
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2025
 EXPRESSION (ex_i.valid &amp;&amp; (ex_i.cause == riscv::BREAKPOINT))
             -----1----    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2025
 SUB-EXPRESSION (ex_i.cause == riscv::BREAKPOINT)
                ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2055
 EXPRESSION (ex_i.valid &amp;&amp; (ex_i.cause == riscv::DEBUG_REQUEST))
             -----1----    ------------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2055
 SUB-EXPRESSION (ex_i.cause == riscv::DEBUG_REQUEST)
                ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2069
 EXPRESSION (dcsr_q.step &amp;&amp; commit_ack_i[0])
             -----1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2073
 EXPRESSION (commit_instr_i.fu == CTRL_FLOW)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2098
 EXPRESSION (debug_mode &amp;&amp; ex_i.valid &amp;&amp; (ex_i.cause == riscv::BREAKPOINT))
             -----1----    -----2----    ----------------3----------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2098
 SUB-EXPRESSION (ex_i.cause == riscv::BREAKPOINT)
                ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2109
 EXPRESSION (mprv &amp;&amp; (mstatus_q.mpv == 1'b0) &amp;&amp; (vm_mode_t'(satp_q.mode) == 4'b1) &amp;&amp; (mstatus_q.mpp != PRIV_LVL_M))
             --1-    -----------2-----------    ----------------3----------------    --------------4--------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2109
 SUB-EXPRESSION (mstatus_q.mpv == 1'b0)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2109
 SUB-EXPRESSION (vm_mode_t'(satp_q.mode) == 4'b1)
                ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2109
 SUB-EXPRESSION (mstatus_q.mpp != PRIV_LVL_M)
                --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2111
 EXPRESSION (mprv &amp;&amp; (mstatus_q.mpv == 1'b1))
             --1-    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2111
 SUB-EXPRESSION (mstatus_q.mpv == 1'b1)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2121
 EXPRESSION (mprv &amp;&amp; (mstatus_q.mpv == 1'b1))
             --1-    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2121
 SUB-EXPRESSION (mstatus_q.mpv == 1'b1)
                -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2122
 EXPRESSION (vm_mode_t'(hgatp_q.mode) == 4'b1)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2132
 EXPRESSION (mprv ? mstatus_q.mpp : priv_lvl_o)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2134
 EXPRESSION ((mprv ? mstatus_q.mpv : v_q) || csr_hs_ld_st_inst_i)
             --------------1-------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2134
 SUB-EXPRESSION (mprv ? mstatus_q.mpv : v_q)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2136
 EXPRESSION ((en_ld_st_translation_q &amp;&amp; ((!csr_hs_ld_st_inst_i))) || ((vm_mode_t'(vsatp_q.mode) == 4'b1) &amp;&amp; csr_hs_ld_st_inst_i))
             --------------------------1-------------------------    -----------------------------2-----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2136
 SUB-EXPRESSION (en_ld_st_translation_q &amp;&amp; ((!csr_hs_ld_st_inst_i)))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2136
 SUB-EXPRESSION ((vm_mode_t'(vsatp_q.mode) == 4'b1) &amp;&amp; csr_hs_ld_st_inst_i)
                 -----------------1----------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2136
 SUB-EXPRESSION (vm_mode_t'(vsatp_q.mode) == 4'b1)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2138
 EXPRESSION ((en_ld_st_g_translation_q &amp;&amp; ((!csr_hs_ld_st_inst_i))) || (csr_hs_ld_st_inst_i &amp;&amp; (vm_mode_t'(hgatp_q.mode) == 4'b1) &amp;&amp; csr_hs_ld_st_inst_i))
             ---------------------------1--------------------------    -----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2138
 SUB-EXPRESSION (en_ld_st_g_translation_q &amp;&amp; ((!csr_hs_ld_st_inst_i)))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2138
 SUB-EXPRESSION (csr_hs_ld_st_inst_i &amp;&amp; (vm_mode_t'(hgatp_q.mode) == 4'b1) &amp;&amp; csr_hs_ld_st_inst_i)
                 ---------1---------    -----------------2----------------    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2138
 SUB-EXPRESSION (vm_mode_t'(hgatp_q.mode) == 4'b1)
                -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2146
 EXPRESSION (mprv ? mstatus_q.mpp : priv_lvl_o)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2179
 EXPRESSION (mstatus_q.mpp != PRIV_LVL_M)
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2204
 EXPRESSION (sret &amp;&amp; v_q)
             --1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2298
 EXPRESSION ((mstatus_q.mie &amp; (((priv_lvl_o == PRIV_LVL_M) | (!1'b0)))) | ((1'b0 &amp; (priv_lvl_o != PRIV_LVL_M))))
             -----------------------------1----------------------------   ------------------2------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2298
 SUB-EXPRESSION (mstatus_q.mie &amp; (((priv_lvl_o == PRIV_LVL_M) | (!1'b0))))
                 ------1------   --------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2308
 EXPRESSION (((priv_lvl_o == PRIV_LVL_S) &amp;&amp; ((!v_q))) ? PRIV_LVL_HS : priv_lvl_o)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2308
 SUB-EXPRESSION ((priv_lvl_o == PRIV_LVL_S) &amp;&amp; ((!v_q)))
                 -------------1------------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2308
 SUB-EXPRESSION (priv_lvl_o == PRIV_LVL_S)
                -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2320
 EXPRESSION (v_q &amp;&amp; (csr_addr.csr_decode.priv_lvl &lt;= PRIV_LVL_HS))
             -1-    ----------------------2----------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2325
 EXPRESSION (((!debug_mode)) &amp;&amp; (csr_addr_i[11:4] == 8'h7b))
             -------1-------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2325
 SUB-EXPRESSION (csr_addr_i[11:4] == 8'h7b)
                -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2331
 EXPRESSION ((csr_addr_i inside {[CSR_HPM_COUNTER_3:CSR_HPM_COUNTER_31]}) | (csr_addr_i inside {[CSR_HPM_COUNTER_3H:CSR_HPM_COUNTER_31H]}))
             ------------------------------1-----------------------------   -------------------------------2------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2334
 EXPRESSION (v_q &amp; mcounteren_q[sel_cnt_en] &amp; ((~hcounteren_q[sel_cnt_en])))
             -1-   ------------2-----------   --------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2337
 EXPRESSION (v_q &amp; mcounteren_q[sel_cnt_en] &amp; ((~hcounteren_q[sel_cnt_en])))
             -1-   ------------2-----------   --------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2339
 EXPRESSION (((~mcounteren_q[sel_cnt_en])) &amp; ((~scounteren_q[sel_cnt_en])) &amp; hcounteren_q[sel_cnt_en])
             --------------1--------------   --------------2--------------   ------------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2341
 EXPRESSION (((~mcounteren_q[sel_cnt_en])) &amp; ((~scounteren_q[sel_cnt_en])))
             --------------1--------------   --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2343
 EXPRESSION (priv_lvl_o == PRIV_LVL_M)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2349
 EXPRESSION ((csr_addr_i inside {[CSR_CYCLE:CSR_INSTRET]}) | (csr_addr_i inside {[CSR_CYCLEH:CSR_INSTRETH]}))
             ----------------------1----------------------   -----------------------2-----------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2352
 EXPRESSION (v_q &amp; mcounteren_q[sel_cnt_en] &amp; ((~hcounteren_q[sel_cnt_en])))
             -1-   ------------2-----------   --------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2355
 EXPRESSION (v_q &amp; mcounteren_q[sel_cnt_en] &amp; ((~hcounteren_q[sel_cnt_en])))
             -1-   ------------2-----------   --------------3--------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2357
 EXPRESSION (((~mcounteren_q[sel_cnt_en])) &amp; ((~scounteren_q[sel_cnt_en])) &amp; hcounteren_q[sel_cnt_en])
             --------------1--------------   --------------2--------------   ------------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2359
 EXPRESSION (((~mcounteren_q[sel_cnt_en])) &amp; ((~scounteren_q[sel_cnt_en])))
             --------------1--------------   --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2361
 EXPRESSION (priv_lvl_o == PRIV_LVL_M)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2379
 EXPRESSION (((!debug_mode)) &amp;&amp; (csr_addr_i[11:4] == 8'h7b))
             -------1-------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2379
 SUB-EXPRESSION (csr_addr_i[11:4] == 8'h7b)
                -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2385
 EXPRESSION ((csr_addr_i inside {[CSR_HPM_COUNTER_3:CSR_HPM_COUNTER_31]}) | (csr_addr_i inside {[CSR_HPM_COUNTER_3H:CSR_HPM_COUNTER_31H]}))
             ------------------------------1-----------------------------   -------------------------------2------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2390
 EXPRESSION (((~mcounteren_q[csr_addr_i[4:0]])) | ((~scounteren_q[csr_addr_i[4:0]])))
             -----------------1----------------   -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2391
 EXPRESSION (priv_lvl_o == PRIV_LVL_M)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2397
 EXPRESSION ((csr_addr_i inside {[CSR_CYCLE:CSR_INSTRET]}) | (csr_addr_i inside {[CSR_CYCLEH:CSR_INSTRETH]}))
             ----------------------1----------------------   -----------------------2-----------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2402
 EXPRESSION (((~mcounteren_q[csr_addr_i[4:0]])) | ((~scounteren_q[csr_addr_i[4:0]])))
             -----------------1----------------   -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2403
 EXPRESSION (priv_lvl_o == PRIV_LVL_M)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2423
 EXPRESSION (update_access_exception || read_access_exception)
             -----------1-----------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2436
 EXPRESSION (virtual_update_access_exception || virtual_read_access_exception || virtual_privilege_violation)
             ---------------1---------------    --------------2--------------    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2451
 EXPRESSION (((|(mip_q &amp; mie_q))) || ((1'b0 &amp;&amp; debug_req_i)) || irq_i[1])
             ----------1---------    -----------2-----------    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2455
 EXPRESSION (((!debug_mode)) &amp;&amp; (csr_op_i == WFI) &amp;&amp; ((!ex_i.valid)))
             -------1-------    --------2--------    -------3-------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2455
 SUB-EXPRESSION (csr_op_i == WFI)
                --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2465
 EXPRESSION (trap_to_priv_lvl == PRIV_LVL_S)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2485
 EXPRESSION ((trap_to_priv_lvl == PRIV_LVL_S) &amp;&amp; ((!trap_to_v)) &amp;&amp; stvec_q[0])
             ----------------1---------------    -------2------    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2485
 SUB-EXPRESSION (trap_to_priv_lvl == PRIV_LVL_S)
                ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2490
 EXPRESSION ((trap_to_priv_lvl == PRIV_LVL_S) &amp;&amp; trap_to_v &amp;&amp; vstvec_q[0])
             ----------------1---------------    ----2----    -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2490
 SUB-EXPRESSION (trap_to_priv_lvl == PRIV_LVL_S)
                ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2535
 EXPRESSION (debug_mode ? PRIV_LVL_M : priv_lvl_q)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2599
 EXPRESSION (icache_q[0] &amp; ((~debug_mode)))
             -----1-----   -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2787
 EXPRESSION ((((!1'b0)) &amp;&amp; (pmpcfg_d[i].addr_mode == NAPOT)) || (pmpcfg_d[i].addr_mode == NA4))
             -----------------------1-----------------------    ---------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2787
 SUB-EXPRESSION (((!1'b0)) &amp;&amp; (pmpcfg_d[i].addr_mode == NAPOT))
                 ----1----    ----------------2---------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>-</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>-</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2787
 SUB-EXPRESSION (pmpcfg_d[i].addr_mode == NAPOT)
                ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2787
 SUB-EXPRESSION (pmpcfg_d[i].addr_mode == NA4)
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2791
 EXPRESSION ((pmpcfg_d[i].access_type.r == '0) &amp;&amp; (pmpcfg_d[i].access_type.w == '1))
             ----------------1----------------    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2791
 SUB-EXPRESSION (pmpcfg_d[i].access_type.r == '0)
                ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2791
 SUB-EXPRESSION (pmpcfg_d[i].access_type.w == '1)
                ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2087
 SUB-EXPRESSION (commit_instr_i.is_compressed ? 'h00000002 : 'h00000004)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="wht"><td>0</td><td class="lf">Unreachable</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_233">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
  <ul name="tag_csr_regfile">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
