0.6
2019.1
May 24 2019
14:51:52
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sim_1/new/tb_k2_up.sv,1733817226,systemVerilog,,,,tb_k2_up,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/2x1mux.sv,1733805263,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/addsub.sv,,mux2x1,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/addsub.sv,1733819728,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/alu.sv,,addsub,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/alu.sv,1733805263,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/core.sv,,alu,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/core.sv,1733819394,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,,core,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,1733816651,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/decoder.sv,,counter_n_bit,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/decoder.sv,1733819096,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/imem.sv,,decoder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/full_adder.sv,1733805263,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/half_adder.sv,,full_adder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/half_adder.sv,1733805263,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/imem.sv,,half_adder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/imem.sv,1733805263,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/register.sv,,imem,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sources_1/imports/k2-up-src/register.sv,1733819485,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/cx-203-debugging-exam-main/k2-up-src-debugged/k2-up-src-debugged.srcs/sim_1/new/tb_k2_up.sv,,register,,,,,,,,
