-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_Operationswerk_0_0/sim/SimulationBD_Automat_Operationswerk_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlconcat_v2_1_4 \
  "../../../../../TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_0_0/sim/SimulationBD_Automat_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../../TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_util_vector_logic_0_0/sim/SimulationBD_Automat_util_vector_logic_0_0.v" \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_1_0/sim/SimulationBD_Automat_xlconcat_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_Steuerwerk_Moore_0_0/sim/SimulationBD_Automat_Steuerwerk_Moore_0_0.vhd" \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_circuit_Zaehler_3_0_0/sim/SimulationBD_Automat_circuit_Zaehler_3_0_0.vhd" \
  "../../../bd/SimulationBD_Automat/ip/SimulationBD_Automat_circuit_or_0_0/sim/SimulationBD_Automat_circuit_or_0_0.vhd" \
  "../../../bd/SimulationBD_Automat/sim/SimulationBD_Automat.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

