// Seed: 126385212
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wor id_4
    , id_8,
    input tri1 id_5,
    input supply1 id_6
);
  wire id_9;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17,
    input tri0 id_18,
    output supply0 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    input tri0 id_23,
    input wor id_24,
    input supply1 id_25,
    input wire id_26,
    input wor id_27,
    input supply0 id_28,
    output supply0 id_29,
    output supply1 id_30
);
  supply1 id_32;
  wire id_33;
  assign id_11 = id_21;
  wire id_34;
  wire id_35 = 1 == id_21, id_36;
  id_37(
      .id_0(), .id_1(id_30)
  );
  assign id_14 = id_5;
  assign id_32 = 1 ^ id_18;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_24,
      id_3,
      id_16,
      id_13,
      id_24
  );
endmodule
