<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Wed Oct 19 20:48:21 2022
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9876</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_Y</cell>
 <cell>4771</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>4083</cell>
</row>
<row>
 <cell>4</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</cell>
 <cell>4025</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_Y</cell>
 <cell>1462</cell>
</row>
<row>
 <cell>6</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_gbs_1</cell>
 <cell>789</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>460</cell>
</row>
<row>
 <cell>8</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_Y</cell>
 <cell>305</cell>
</row>
<row>
 <cell>9</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>209</cell>
</row>
<row>
 <cell>10</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</cell>
 <cell>(1163, 162)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_Y</cell>
 <cell>18</cell>
</row>
<row>
 <cell>11</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</cell>
 <cell>(1692, 169)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</cell>
 <cell>(1563, 229)</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset:Q</cell>
 <cell>(1489, 274)</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE:Q</cell>
 <cell>(1158, 265)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE_net</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE:Q</cell>
 <cell>(1158, 265)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE_net</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>(492, 54)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/un1_DUT_TCK</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>(504, 2)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD:Q</cell>
 <cell>(2200, 370)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD_Q</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>REF_CLK_0</cell>
 <cell>E25</cell>
 <cell>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</cell>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>(2256, 1)</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>REF_CLK_0_c</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9876</cell>
 <cell>1</cell>
 <cell>(1741, 179)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 233)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 260)</cell>
 <cell>27</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 287)</cell>
 <cell>236</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1741, 314)</cell>
 <cell>604</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1741, 341)</cell>
 <cell>1004</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1741, 368)</cell>
 <cell>474</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1747, 287)</cell>
 <cell>484</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1747, 314)</cell>
 <cell>2617</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1747, 341)</cell>
 <cell>2296</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1747, 368)</cell>
 <cell>2114</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_Y</cell>
 <cell>4771</cell>
 <cell>1</cell>
 <cell>(1743, 231)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 285)</cell>
 <cell>174</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 312)</cell>
 <cell>546</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 339)</cell>
 <cell>887</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1743, 366)</cell>
 <cell>270</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1749, 285)</cell>
 <cell>145</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1749, 312)</cell>
 <cell>321</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1749, 339)</cell>
 <cell>928</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1749, 366)</cell>
 <cell>1498</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>4083</cell>
 <cell>1</cell>
 <cell>(1741, 231)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 258)</cell>
 <cell>356</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 285)</cell>
 <cell>1289</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 312)</cell>
 <cell>1635</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1741, 339)</cell>
 <cell>786</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1747, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</cell>
 <cell>4025</cell>
 <cell>1</cell>
 <cell>(1744, 233)</cell>
 <cell>13</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 341)</cell>
 <cell>74</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 368)</cell>
 <cell>194</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1750, 287)</cell>
 <cell>243</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1750, 314)</cell>
 <cell>1984</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1750, 341)</cell>
 <cell>1308</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1750, 368)</cell>
 <cell>209</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_Y</cell>
 <cell>1462</cell>
 <cell>1</cell>
 <cell>(1740, 285)</cell>
 <cell>132</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 312)</cell>
 <cell>742</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 339)</cell>
 <cell>588</cell>
</row>
<row>
 <cell>6</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_gbs_1</cell>
 <cell>789</cell>
 <cell>1</cell>
 <cell>(1744, 259)</cell>
 <cell>140</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 286)</cell>
 <cell>362</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 313)</cell>
 <cell>238</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 340)</cell>
 <cell>49</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>CCC_C0_0/CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>460</cell>
 <cell>1</cell>
 <cell>(582, 258)</cell>
 <cell>25</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(582, 285)</cell>
 <cell>69</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(582, 312)</cell>
 <cell>361</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(582, 339)</cell>
 <cell>5</cell>
</row>
<row>
 <cell>8</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_Y</cell>
 <cell>305</cell>
 <cell>1</cell>
 <cell>(586, 286)</cell>
 <cell>44</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 313)</cell>
 <cell>256</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 340)</cell>
 <cell>5</cell>
</row>
<row>
 <cell>9</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>209</cell>
 <cell>1</cell>
 <cell>(583, 287)</cell>
 <cell>67</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 314)</cell>
 <cell>142</cell>
</row>
<row>
 <cell>10</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</cell>
 <cell>(1163, 162)</cell>
 <cell>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_Y</cell>
 <cell>18</cell>
 <cell>1</cell>
 <cell>(581, 40)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(581, 67)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>11</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
 <cell> </cell>
 <cell>(1751, 367)</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>5</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>24</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>95</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>1916</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals below to dedicated global resources. Refer to the PolarFire and PolarFire SoC Clocking Resources User Guide for more information
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>scheduler_0/un1_triger_reg123:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_5_rs:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>scheduler_0/un1_triger_reg123_8:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_8_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_10_rs:CLK</cell>
</row>
<row>
 <cell>3</cell>
 <cell>scheduler_0/un1_triger_reg123_13:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_13_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_14_rs:CLK</cell>
</row>
<row>
 <cell>4</cell>
 <cell>scheduler_0/un1_triger_reg123_9:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_9_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_7_rs:CLK</cell>
</row>
<row>
 <cell>5</cell>
 <cell>scheduler_0/un1_triger_reg123_11:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_11_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_15_rs:CLK</cell>
</row>
<row>
 <cell>6</cell>
 <cell>scheduler_0/un1_triger_reg123_6:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_6_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_4_rs:CLK</cell>
</row>
<row>
 <cell>7</cell>
 <cell>scheduler_0/un1_triger_reg123_3:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_3_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_1_rs:CLK</cell>
</row>
<row>
 <cell>8</cell>
 <cell>scheduler_0/un1_triger_reg123_2:Y</cell>
 <cell>scheduler_0/un1_triger_reg123_2_Z</cell>
 <cell>scheduler_0/un1_triger_reg123_12_rs:CLK</cell>
</row>
</table>
</section>
</doc>
