0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sim_1/new/tb.v,1717207147,verilog,,,,uart_top_tb,,,,,,,,
C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/top.v,1717206366,verilog,,C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_receive.v,,uart_top,,,,,,,,
C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_receive.v,1717206028,verilog,,C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_transmit.v,,uart_receive,,,,,,,,
C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sources_1/new/uart_transmit.v,1717206016,verilog,,C:/Users/l3853/Documents/GitHub/FPGA/UART/uart_receive_transmit/uart_receive_transmit.srcs/sim_1/new/tb.v,,transmitter,,,,,,,,
