<stg><name>copy_input_weight</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="8">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="1" to="3">
<condition id="9">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %trow_loops_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %trow_loops_V)

]]></Node>
<StgValue><ssdm name="trow_loops_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %LayerType_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %IHxIW_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %IHxIW)

]]></Node>
<StgValue><ssdm name="IHxIW_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %weight_load_enable_r = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %weight_load_enable)

]]></Node>
<StgValue><ssdm name="weight_load_enable_r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %Padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Padding)

]]></Node>
<StgValue><ssdm name="Padding_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)

]]></Node>
<StgValue><ssdm name="TCol_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %TRow_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TRow)

]]></Node>
<StgValue><ssdm name="TRow_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %TN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN)

]]></Node>
<StgValue><ssdm name="TN_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)

]]></Node>
<StgValue><ssdm name="TM_MIN_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)

]]></Node>
<StgValue><ssdm name="Kernel_stride_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)

]]></Node>
<StgValue><ssdm name="Kernel_size_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %Input_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_h)

]]></Node>
<StgValue><ssdm name="Input_h_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %Input_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_w)

]]></Node>
<StgValue><ssdm name="Input_w_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %InFM_num_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %InFM_num)

]]></Node>
<StgValue><ssdm name="InFM_num_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:20  %Weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Weight_offset)

]]></Node>
<StgValue><ssdm name="Weight_offset_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:21  %input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)

]]></Node>
<StgValue><ssdm name="input3_offset_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:22  %input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)

]]></Node>
<StgValue><ssdm name="input2_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:23  %input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)

]]></Node>
<StgValue><ssdm name="input1_offset_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:24  %input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)

]]></Node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %Weight, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %enable_read, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = sub nsw i32 %InFM_num_read, %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_s = icmp sgt i32 %tmp, %TN_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %TN_MIN = select i1 %tmp_s, i32 %TN_read, i32 %tmp

]]></Node>
<StgValue><ssdm name="TN_MIN"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="4">
<![CDATA[
:3  %tmp_89 = trunc i4 %LayerType_read to i2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="8" op_19_bw="8" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="19" op_24_bw="2" op_25_bw="6">
<![CDATA[
:4  call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="1" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32">
<![CDATA[
:5  call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="30" op_5_bw="32" op_6_bw="30" op_7_bw="32" op_8_bw="30" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="8" op_19_bw="8" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="19" op_24_bw="2" op_25_bw="6">
<![CDATA[
:4  call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="1" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32">
<![CDATA[
:5  call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %write_flag = phi i32 [ %n_read, %1 ], [ %p_read_3, %0 ]

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:1  ret i32 %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
