{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@142:152@HdlIdDef", " */\n\nreg [ID_WIDTH-1:0] src_id_next;\nreg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@144:154", "reg [ID_WIDTH-1:0] src_id_next;\nreg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH_DEST-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH_DEST-1:0] dest_burst_len;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@146:156", "reg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH_DEST-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH_DEST-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@141:151", " * the order.\n */\n\nreg [ID_WIDTH-1:0] src_id_next;\nreg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@145:155", "reg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH_DEST-1:0] dest_beat_counter = 'h00;\nwire [BURST_LEN_WIDTH_DEST-1:0] dest_burst_len;\nreg dest_valid = 1'b0;\n"]], "Diff Content": {"Delete": [[147, "reg [BURST_LEN_WIDTH_SRC-1:0] src_beat_counter = 'h00;\n"]], "Add": []}}