<profile>

<section name = "Vivado HLS Report for 'data_mover'" level="0">
<item name = "Date">Fri Dec 29 07:54:37 2023
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">DMATDCZynq</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.00, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 4110, 2, 4110, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.a.V.">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 776</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">12, -, 903, 1024</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 731</column>
<column name="Register">-, -, 1320, -</column>
<specialColumn name="Available">530, 400, 157200, 78600</specialColumn>
<specialColumn name="Utilization (%)">3, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="data_mover_a_V_m_axi_U">data_mover_a_V_m_axi, 2, 0, 512, 580</column>
<column name="data_mover_axil_s_axi_U">data_mover_axil_s_axi, 10, 0, 391, 444</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inbuffer_V_U">data_mover_inbuffbkb, 8, 0, 0, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_next_fu_1033_p2">+, 0, 0, 20, 13, 1</column>
<column name="p_sum1_fu_1011_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp3_fu_1001_p2">+, 0, 0, 38, 31, 31</column>
<column name="tmp_10_fu_1044_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_14_fu_1085_p2">+, 0, 0, 71, 64, 1</column>
<column name="tmp_24_fu_1274_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_4_fu_952_p2">+, 0, 0, 71, 64, 1</column>
<column name="tmp_6_fu_940_p2">+, 0, 0, 71, 1, 64</column>
<column name="tmp_7_fu_895_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_9_fu_911_p2">+, 0, 0, 39, 2, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_308">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op83_read_state1">and, 0, 0, 8, 1, 1</column>
<column name="bufstatus_0_flag_1_s_fu_1168_p2">and, 0, 0, 8, 1, 1</column>
<column name="bufstatus_1_flag_1_s_fu_1219_p2">and, 0, 0, 8, 1, 1</column>
<column name="bufstatus_load_4_fu_1186_p2">and, 0, 0, 8, 1, 1</column>
<column name="bufstatus_load_5_fu_1237_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond3_fu_1027_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="tmp_11_fu_1050_p2">icmp, 0, 0, 18, 32, 23</column>
<column name="tmp_23_fu_1268_p2">icmp, 0, 0, 18, 32, 24</column>
<column name="tmp_5_fu_934_p2">icmp, 0, 0, 18, 32, 13</column>
<column name="brmerge1_fu_1056_p2">or, 0, 0, 8, 1, 1</column>
<column name="brmerge_fu_969_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_0_flag_2_fu_1174_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_0_load_s_fu_1066_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_0_new_2_fu_1180_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_1_flag_2_fu_1225_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_1_new_2_fu_1231_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_bufstatus_1_load_fu_1071_p2">or, 0, 0, 8, 1, 1</column>
<column name="swap_timeout_flag_1_fu_1280_p2">or, 0, 0, 8, 1, 1</column>
<column name="bufstatus_load_phi_fu_879_p3">select, 0, 0, 2, 1, 1</column>
<column name="storemerge_fu_1286_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="not_bufsel_load_t_fu_1061_p2">xor, 0, 0, 8, 1, 2</column>
<column name="rev8_fu_1213_p2">xor, 0, 0, 8, 1, 2</column>
<column name="rev_fu_1200_p2">xor, 0, 0, 8, 1, 2</column>
<column name="swap_timeout_load_no_fu_964_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_18_fu_1147_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_19_fu_1162_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_V_blk_n_AW">9, 2, 1, 2</column>
<column name="a_V_blk_n_B">9, 2, 1, 2</column>
<column name="a_V_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_buf_p_flag_phi_fu_677_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_buf_p_loc_phi_fu_691_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_bufsel_load_3_phi_fu_717_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_0_flag_1_phi_fu_546_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_0_flag_3_phi_fu_729_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_0_loc_1_phi_fu_559_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_0_new_3_phi_fu_740_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_1_flag_1_phi_fu_571_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_1_flag_3_phi_fu_751_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_1_loc_1_phi_fu_584_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_bufstatus_1_new_3_phi_fu_762_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_buftimeout_new_phi_fu_797_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_clear_fifo_load_phi_fu_808_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_inbuffer_pointer_fla_2_phi_fu_773_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_inbuffer_pointer_new_2_phi_fu_785_p4">9, 2, 32, 64</column>
<column name="ap_sig_ioackin_a_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_V_WREADY">9, 2, 1, 2</column>
<column name="bsc">9, 2, 64, 128</column>
<column name="buf_p_loc_reg_688">15, 3, 32, 96</column>
<column name="buffer_seq_address0">27, 5, 1, 5</column>
<column name="buffer_seq_d0">21, 4, 64, 256</column>
<column name="buffer_status">15, 3, 32, 96</column>
<column name="bufsel">9, 2, 1, 2</column>
<column name="bufsel_load_3_reg_714">9, 2, 1, 2</column>
<column name="bufsize_address0">21, 4, 1, 4</column>
<column name="bufsize_d0">15, 3, 32, 96</column>
<column name="bufstatus_0_flag_1_reg_542">9, 2, 1, 2</column>
<column name="bufstatus_0_flag_3_reg_725">9, 2, 1, 2</column>
<column name="bufstatus_0_loc_1_reg_556">9, 2, 1, 2</column>
<column name="bufstatus_0_new_3_reg_736">9, 2, 1, 2</column>
<column name="bufstatus_1_flag_1_reg_567">9, 2, 1, 2</column>
<column name="bufstatus_1_flag_3_reg_747">9, 2, 1, 2</column>
<column name="bufstatus_1_loc_1_reg_581">9, 2, 1, 2</column>
<column name="bufstatus_1_new_3_reg_758">9, 2, 1, 2</column>
<column name="buftimeout_loc_reg_701">9, 2, 32, 64</column>
<column name="buftimeout_new_reg_793">9, 2, 32, 64</column>
<column name="inbuffer_V_address0">15, 3, 12, 36</column>
<column name="inbuffer_pointer_fla_1_reg_592">9, 2, 1, 2</column>
<column name="inbuffer_pointer_fla_2_reg_769">9, 2, 1, 2</column>
<column name="inbuffer_pointer_loc_1_reg_496">9, 2, 32, 64</column>
<column name="inbuffer_pointer_loc_reg_460">9, 2, 32, 64</column>
<column name="inbuffer_pointer_new_1_reg_608">9, 2, 32, 64</column>
<column name="inbuffer_pointer_new_2_reg_781">9, 2, 32, 64</column>
<column name="indvar_reg_531">9, 2, 13, 26</column>
<column name="interrupt_r">15, 3, 1, 3</column>
<column name="lost_counter">9, 2, 64, 128</column>
<column name="lost_counter_loc_1_reg_520">9, 2, 64, 128</column>
<column name="lost_counter_loc_2_reg_640">9, 2, 64, 128</column>
<column name="lost_counter_loc_reg_484">9, 2, 64, 128</column>
<column name="obuffer_ack">9, 2, 32, 64</column>
<column name="out_counter">9, 2, 64, 128</column>
<column name="out_counter_loc_1_reg_509">9, 2, 64, 128</column>
<column name="out_counter_loc_2_reg_624">9, 2, 64, 128</column>
<column name="out_counter_loc_reg_472">9, 2, 64, 128</column>
<column name="stat_counter_address0">27, 5, 2, 10</column>
<column name="stat_counter_d0">27, 5, 64, 320</column>
<column name="stream0_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DDROFFSET_V_read_reg_1325">32, 0, 32, 0</column>
<column name="a_V_addr_reg_1446">32, 0, 32, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_V_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond3_reg_1452">1, 0, 1, 0</column>
<column name="brmerge1_reg_1476">1, 0, 1, 0</column>
<column name="brmerge_reg_1442">1, 0, 1, 0</column>
<column name="bsc">64, 0, 64, 0</column>
<column name="bsq_0">64, 0, 64, 0</column>
<column name="bsq_1">64, 0, 64, 0</column>
<column name="buf_p">32, 0, 32, 0</column>
<column name="buf_p_flag_reg_672">1, 0, 1, 0</column>
<column name="buf_p_load_reg_1411">32, 0, 32, 0</column>
<column name="buf_p_loc_reg_688">32, 0, 32, 0</column>
<column name="buffer_ack_read_reg_1334">32, 0, 32, 0</column>
<column name="bufsel">1, 0, 1, 0</column>
<column name="bufsel_load_3_reg_714">1, 0, 1, 0</column>
<column name="bufsel_load_reg_1385">1, 0, 1, 0</column>
<column name="bufstatus_0">1, 0, 1, 0</column>
<column name="bufstatus_0_flag_1_reg_542">1, 0, 1, 0</column>
<column name="bufstatus_0_flag_2_reg_1496">1, 0, 1, 0</column>
<column name="bufstatus_0_flag_3_reg_725">1, 0, 1, 0</column>
<column name="bufstatus_0_load_reg_1346">1, 0, 1, 0</column>
<column name="bufstatus_0_load_s_reg_1486">1, 0, 1, 0</column>
<column name="bufstatus_0_loc_1_reg_556">1, 0, 1, 0</column>
<column name="bufstatus_0_new_2_reg_1501">1, 0, 1, 0</column>
<column name="bufstatus_0_new_3_reg_736">1, 0, 1, 0</column>
<column name="bufstatus_1">1, 0, 1, 0</column>
<column name="bufstatus_1_flag_1_reg_567">1, 0, 1, 0</column>
<column name="bufstatus_1_flag_2_reg_1506">1, 0, 1, 0</column>
<column name="bufstatus_1_flag_3_reg_747">1, 0, 1, 0</column>
<column name="bufstatus_1_load_reg_1353">1, 0, 1, 0</column>
<column name="bufstatus_1_loc_1_reg_581">1, 0, 1, 0</column>
<column name="bufstatus_1_new_2_reg_1511">1, 0, 1, 0</column>
<column name="bufstatus_1_new_3_reg_758">1, 0, 1, 0</column>
<column name="bufstatus_load_phi_reg_1400">1, 0, 1, 0</column>
<column name="buftimeout">32, 0, 32, 0</column>
<column name="buftimeout_load_reg_1379">32, 0, 32, 0</column>
<column name="buftimeout_loc_reg_701">32, 0, 32, 0</column>
<column name="buftimeout_new_reg_793">32, 0, 32, 0</column>
<column name="clear_fifo_load_reg_804">1, 0, 1, 0</column>
<column name="exitcond3_reg_1452">1, 0, 1, 0</column>
<column name="inbuffer_V_load_reg_1466">32, 0, 32, 0</column>
<column name="inbuffer_pointer">32, 0, 32, 0</column>
<column name="inbuffer_pointer_fla_1_reg_592">1, 0, 1, 0</column>
<column name="inbuffer_pointer_fla_2_reg_769">1, 0, 1, 0</column>
<column name="inbuffer_pointer_fla_reg_443">1, 0, 1, 0</column>
<column name="inbuffer_pointer_loc_1_reg_496">32, 0, 32, 0</column>
<column name="inbuffer_pointer_loc_reg_460">32, 0, 32, 0</column>
<column name="inbuffer_pointer_new_1_reg_608">32, 0, 32, 0</column>
<column name="inbuffer_pointer_new_2_reg_781">32, 0, 32, 0</column>
<column name="indvar_reg_531">13, 0, 13, 0</column>
<column name="lost_counter">64, 0, 64, 0</column>
<column name="lost_counter_loc_1_reg_520">64, 0, 64, 0</column>
<column name="lost_counter_loc_2_reg_640">64, 0, 64, 0</column>
<column name="lost_counter_loc_reg_484">64, 0, 64, 0</column>
<column name="not_bufsel_load_t_reg_1480">1, 0, 1, 0</column>
<column name="obuffer_ack">32, 0, 32, 0</column>
<column name="out_counter">64, 0, 64, 0</column>
<column name="out_counter_loc_1_reg_509">64, 0, 64, 0</column>
<column name="out_counter_loc_2_reg_624">64, 0, 64, 0</column>
<column name="out_counter_loc_reg_472">64, 0, 64, 0</column>
<column name="p_bufstatus_1_load_reg_1491">1, 0, 1, 0</column>
<column name="run_read_reg_1330">1, 0, 1, 0</column>
<column name="swap_timeout">1, 0, 1, 0</column>
<column name="swap_timeout_flag_reg_656">1, 0, 1, 0</column>
<column name="swap_timeout_load_reg_1405">1, 0, 1, 0</column>
<column name="tmp_3_reg_1395">1, 0, 64, 63</column>
<column name="tmp_5_reg_1427">1, 0, 1, 0</column>
<column name="tmp_reg_1418">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_axil_AWVALID">in, 1, s_axi, axil, array</column>
<column name="s_axi_axil_AWREADY">out, 1, s_axi, axil, array</column>
<column name="s_axi_axil_AWADDR">in, 7, s_axi, axil, array</column>
<column name="s_axi_axil_WVALID">in, 1, s_axi, axil, array</column>
<column name="s_axi_axil_WREADY">out, 1, s_axi, axil, array</column>
<column name="s_axi_axil_WDATA">in, 32, s_axi, axil, array</column>
<column name="s_axi_axil_WSTRB">in, 4, s_axi, axil, array</column>
<column name="s_axi_axil_ARVALID">in, 1, s_axi, axil, array</column>
<column name="s_axi_axil_ARREADY">out, 1, s_axi, axil, array</column>
<column name="s_axi_axil_ARADDR">in, 7, s_axi, axil, array</column>
<column name="s_axi_axil_RVALID">out, 1, s_axi, axil, array</column>
<column name="s_axi_axil_RREADY">in, 1, s_axi, axil, array</column>
<column name="s_axi_axil_RDATA">out, 32, s_axi, axil, array</column>
<column name="s_axi_axil_RRESP">out, 2, s_axi, axil, array</column>
<column name="s_axi_axil_BVALID">out, 1, s_axi, axil, array</column>
<column name="s_axi_axil_BREADY">in, 1, s_axi, axil, array</column>
<column name="s_axi_axil_BRESP">out, 2, s_axi, axil, array</column>
<column name="ap_clk">in, 1, ap_ctrl_none, data_mover, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, data_mover, return value</column>
<column name="m_axi_a_V_AWVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWADDR">out, 32, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWLEN">out, 8, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWSIZE">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWBURST">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWLOCK">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWCACHE">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWPROT">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWQOS">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWREGION">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WDATA">out, 32, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WSTRB">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WLAST">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARADDR">out, 32, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARLEN">out, 8, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARSIZE">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARBURST">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARLOCK">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARCACHE">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARPROT">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARQOS">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARREGION">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RVALID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RREADY">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RDATA">in, 32, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RLAST">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RUSER">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RRESP">in, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BVALID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BREADY">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BRESP">in, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BUSER">in, 1, m_axi, a_V, pointer</column>
<column name="stream0_V_V_TDATA">in, 64, axis, stream0_V_V, pointer</column>
<column name="stream0_V_V_TVALID">in, 1, axis, stream0_V_V, pointer</column>
<column name="stream0_V_V_TREADY">out, 1, axis, stream0_V_V, pointer</column>
<column name="debug_buffer_status">out, 32, ap_ovld, debug_buffer_status, pointer</column>
<column name="debug_buffer_status_ap_vld">out, 1, ap_ovld, debug_buffer_status, pointer</column>
<column name="debug_bufsel_0">out, 32, ap_ovld, debug_bufsel_0, pointer</column>
<column name="debug_bufsel_0_ap_vld">out, 1, ap_ovld, debug_bufsel_0, pointer</column>
<column name="debug_buf0_p">out, 32, ap_ovld, debug_buf0_p, pointer</column>
<column name="debug_buf0_p_ap_vld">out, 1, ap_ovld, debug_buf0_p, pointer</column>
<column name="debug_inbuffer_pointer">out, 32, ap_ovld, debug_inbuffer_pointer, pointer</column>
<column name="debug_inbuffer_pointer_ap_vld">out, 1, ap_ovld, debug_inbuffer_pointer, pointer</column>
<column name="debug_dst_var_V">out, 64, ap_ovld, debug_dst_var_V, pointer</column>
<column name="debug_dst_var_V_ap_vld">out, 1, ap_ovld, debug_dst_var_V, pointer</column>
<column name="fifo_resetn">out, 1, ap_none, fifo_resetn, pointer</column>
<column name="interrupt_r">out, 1, ap_ovld, interrupt_r, pointer</column>
<column name="interrupt_r_ap_vld">out, 1, ap_ovld, interrupt_r, pointer</column>
</table>
</item>
</section>
</profile>
