# name: ifelse
# key: ifelse
# group: verilog
# --
if ($1) begin
   $0
end 
else begin

end
