

================================================================
== Vitis HLS Report for 'cnn_stream_accel'
================================================================
* Date:           Sun Jan 17 13:41:56 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.280 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47267|    47267|  0.473 ms|  0.473 ms|  47268|  47268|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |      784|      784|         2|          1|          1|   784|       yes|
        |- Loop 2                           |     1156|     1156|         1|          1|          1|  1156|       yes|
        |- pad_for_rows_pad_for_cols        |      802|      802|        20|          1|          1|   784|       yes|
        |- clone_for_rows_clone_for_cols    |     1157|     1157|         3|          1|          1|  1156|       yes|
        |- VITIS_LOOP_40_3                  |       11|       11|         3|          1|          1|    10|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 20
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 1, D = 20, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-3 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-4 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 27 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 7 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pad_img0 = alloca i64 1" [05-Vitis-HLS/cnn.cc:78]   --->   Operation 55 'alloca' 'pad_img0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pad_img1 = alloca i64 1" [05-Vitis-HLS/cnn.cc:89]   --->   Operation 56 'alloca' 'pad_img1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pad_img2 = alloca i64 1" [05-Vitis-HLS/cnn.cc:90]   --->   Operation 57 'alloca' 'pad_img2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%pad_img3 = alloca i64 1" [05-Vitis-HLS/cnn.cc:91]   --->   Operation 58 'alloca' 'pad_img3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%img_buffer = alloca i64 1" [wrapper.cpp:21]   --->   Operation 59 'alloca' 'img_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_buffer = alloca i64 1"   --->   Operation 60 'alloca' 'output_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln27 = br void" [wrapper.cpp:27]   --->   Operation 61 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %add_ln27_1, void %.split13" [wrapper.cpp:27]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln27_1, void %.split13" [wrapper.cpp:27]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%j = phi i5 0, void, i5 %add_ln28, void %.split13" [wrapper.cpp:28]   --->   Operation 64 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln27_1 = add i10 %indvar_flatten, i10 1" [wrapper.cpp:27]   --->   Operation 65 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.77ns)   --->   "%icmp_ln27 = icmp_eq  i10 %indvar_flatten, i10 784" [wrapper.cpp:27]   --->   Operation 66 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.split13, void %memset.loop.preheader" [wrapper.cpp:27]   --->   Operation 67 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln27 = add i5 %i, i5 1" [wrapper.cpp:27]   --->   Operation 68 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.36ns)   --->   "%icmp_ln2826 = icmp_eq  i5 %j, i5 28" [wrapper.cpp:28]   --->   Operation 69 'icmp' 'icmp_ln2826' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.21ns)   --->   "%select_ln27 = select i1 %icmp_ln2826, i5 0, i5 %j" [wrapper.cpp:27]   --->   Operation 70 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.21ns)   --->   "%select_ln27_1 = select i1 %icmp_ln2826, i5 %add_ln27, i5 %i" [wrapper.cpp:27]   --->   Operation 71 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty_47 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V"   --->   Operation 72 'read' 'empty_47' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%temp_in_data_V = extractvalue i44 %empty_47"   --->   Operation 73 'extractvalue' 'temp_in_data_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln28 = add i5 %select_ln27, i5 1" [wrapper.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln27_1, i5 0" [wrapper.cpp:32]   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln27_1, i2 0" [wrapper.cpp:32]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %tmp_s" [wrapper.cpp:32]   --->   Operation 79 'zext' 'zext_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln32 = sub i10 %tmp, i10 %zext_ln32" [wrapper.cpp:32]   --->   Operation 80 'sub' 'sub_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %select_ln27" [wrapper.cpp:32]   --->   Operation 81 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln32 = add i10 %sub_ln32, i10 %zext_ln32_1" [wrapper.cpp:32]   --->   Operation 82 'add' 'add_ln32' <Predicate = (!icmp_ln27)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i10 %add_ln32" [wrapper.cpp:32]   --->   Operation 83 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%img_buffer_addr = getelementptr i32 %img_buffer, i64 0, i64 %zext_ln32_2" [wrapper.cpp:32]   --->   Operation 84 'getelementptr' 'img_buffer_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %temp_in_data_V" [wrapper.cpp:32]   --->   Operation 87 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i10 %img_buffer_addr" [wrapper.cpp:32]   --->   Operation 88 'store' 'store_ln32' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.58>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 5.13>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_48 = phi i11 %empty_49, void %memset.loop.split, i11 0, void %memset.loop.preheader"   --->   Operation 91 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.63ns)   --->   "%empty_49 = add i11 %empty_48, i11 1"   --->   Operation 92 'add' 'empty_49' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.88ns)   --->   "%exitcond15210 = icmp_eq  i11 %empty_48, i11 1156"   --->   Operation 94 'icmp' 'exitcond15210' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1156, i64 1156, i64 1156"   --->   Operation 95 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond15210, void %memset.loop.split, void %split.preheader.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_48"   --->   Operation 97 'zext' 'p_cast' <Predicate = (!exitcond15210)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i32 %pad_img0, i64 0, i64 %p_cast"   --->   Operation 98 'getelementptr' 'pad_img0_addr' <Predicate = (!exitcond15210)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i11 %pad_img0_addr"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!exitcond15210)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!exitcond15210)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.58>
ST_6 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln16 = br void %split.preheader" [05-Vitis-HLS/utils.cc:16]   --->   Operation 101 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 7 <SV = 5> <Delay = 4.35>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i10 %add_ln16_2, void %split, i10 0, void %split.preheader.preheader" [05-Vitis-HLS/utils.cc:16]   --->   Operation 102 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%r = phi i5 %select_ln16_1, void %split, i5 0, void %split.preheader.preheader" [05-Vitis-HLS/utils.cc:16]   --->   Operation 103 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%c = phi i5 %add_ln18, void %split, i5 0, void %split.preheader.preheader" [05-Vitis-HLS/utils.cc:18]   --->   Operation 104 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln16_2 = add i10 %indvar_flatten7, i10 1" [05-Vitis-HLS/utils.cc:16]   --->   Operation 105 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln16 = icmp_eq  i10 %indvar_flatten7, i10 784" [05-Vitis-HLS/utils.cc:16]   --->   Operation 107 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %split, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader.preheader" [05-Vitis-HLS/utils.cc:16]   --->   Operation 108 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 %r, i5 1" [05-Vitis-HLS/utils.cc:16]   --->   Operation 109 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp_eq  i5 %c, i5 28" [05-Vitis-HLS/utils.cc:18]   --->   Operation 110 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.21ns)   --->   "%select_ln16 = select i1 %icmp_ln18, i5 0, i5 %c" [05-Vitis-HLS/utils.cc:16]   --->   Operation 111 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.21ns)   --->   "%select_ln16_1 = select i1 %icmp_ln18, i5 %add_ln16, i5 %r" [05-Vitis-HLS/utils.cc:16]   --->   Operation 112 'select' 'select_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%select_ln16_2 = select i1 %icmp_ln18, i5 4, i5 3" [05-Vitis-HLS/utils.cc:16]   --->   Operation 113 'select' 'select_ln16_2' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln16_1 = add i5 %r, i5 %select_ln16_2" [05-Vitis-HLS/utils.cc:16]   --->   Operation 114 'add' 'add_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %select_ln16, i5 1" [05-Vitis-HLS/utils.cc:18]   --->   Operation 115 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.98>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln16_1, i5 0" [05-Vitis-HLS/utils.cc:22]   --->   Operation 116 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln16_1, i2 0" [05-Vitis-HLS/utils.cc:22]   --->   Operation 117 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %tmp_66" [05-Vitis-HLS/utils.cc:22]   --->   Operation 118 'zext' 'zext_ln22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln22 = sub i10 %tmp_65, i10 %zext_ln22" [05-Vitis-HLS/utils.cc:22]   --->   Operation 119 'sub' 'sub_ln22' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln16_1, i5 0" [05-Vitis-HLS/utils.cc:22]   --->   Operation 120 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %tmp_67" [05-Vitis-HLS/utils.cc:22]   --->   Operation 121 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln16_1, i1 0" [05-Vitis-HLS/utils.cc:22]   --->   Operation 122 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i6 %tmp_68" [05-Vitis-HLS/utils.cc:22]   --->   Operation 123 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_1 = add i11 %zext_ln22_1, i11 %zext_ln22_2" [05-Vitis-HLS/utils.cc:22]   --->   Operation 124 'add' 'add_ln22_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i5 %select_ln16" [05-Vitis-HLS/utils.cc:22]   --->   Operation 125 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln22_2 = add i10 %sub_ln22, i10 %zext_ln22_3" [05-Vitis-HLS/utils.cc:22]   --->   Operation 126 'add' 'add_ln22_2' <Predicate = (!icmp_ln16)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i10 %add_ln22_2" [05-Vitis-HLS/utils.cc:22]   --->   Operation 127 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%img_buffer_addr_1 = getelementptr i32 %img_buffer, i64 0, i64 %zext_ln22_4" [05-Vitis-HLS/utils.cc:22]   --->   Operation 128 'getelementptr' 'img_buffer_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (3.25ns)   --->   "%img_buffer_load = load i10 %img_buffer_addr_1" [05-Vitis-HLS/utils.cc:22]   --->   Operation 129 'load' 'img_buffer_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln16, i5 3" [05-Vitis-HLS/utils.cc:22]   --->   Operation 130 'add' 'add_ln22' <Predicate = (!icmp_ln16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i5 %add_ln22" [05-Vitis-HLS/utils.cc:22]   --->   Operation 131 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln22_3 = add i11 %add_ln22_1, i11 %zext_ln22_5" [05-Vitis-HLS/utils.cc:22]   --->   Operation 132 'add' 'add_ln22_3' <Predicate = (!icmp_ln16)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 133 [1/2] (3.25ns)   --->   "%img_buffer_load = load i10 %img_buffer_addr_1" [05-Vitis-HLS/utils.cc:22]   --->   Operation 133 'load' 'img_buffer_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 10 <SV = 8> <Delay = 6.07>
ST_10 : Operation 134 [16/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 134 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.07>
ST_11 : Operation 135 [15/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 135 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.07>
ST_12 : Operation 136 [14/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 136 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.07>
ST_13 : Operation 137 [13/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 137 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.07>
ST_14 : Operation 138 [12/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 138 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.07>
ST_15 : Operation 139 [11/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 139 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.07>
ST_16 : Operation 140 [10/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 140 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.07>
ST_17 : Operation 141 [9/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 141 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.07>
ST_18 : Operation 142 [8/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 142 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.07>
ST_19 : Operation 143 [7/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 143 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 6.07>
ST_20 : Operation 144 [6/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 144 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 6.07>
ST_21 : Operation 145 [5/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 145 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 6.07>
ST_22 : Operation 146 [4/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 146 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 6.07>
ST_23 : Operation 147 [3/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 147 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 6.07>
ST_24 : Operation 148 [2/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 148 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 6.07>
ST_25 : Operation 149 [1/16] (6.07ns)   --->   "%conv4_i_i = fdiv i32 %img_buffer_load, i32 255" [05-Vitis-HLS/utils.cc:22]   --->   Operation 149 'fdiv' 'conv4_i_i' <Predicate = (!icmp_ln16)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.25>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 151 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [05-Vitis-HLS/utils.cc:18]   --->   Operation 153 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i11 %add_ln22_3" [05-Vitis-HLS/utils.cc:22]   --->   Operation 154 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%pad_img0_addr_1 = getelementptr i32 %pad_img0, i64 0, i64 %zext_ln22_6" [05-Vitis-HLS/utils.cc:22]   --->   Operation 155 'getelementptr' 'pad_img0_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %conv4_i_i, i11 %pad_img0_addr_1" [05-Vitis-HLS/utils.cc:22]   --->   Operation 156 'store' 'store_ln22' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.preheader"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 1.58>
ST_27 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 158 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 28 <SV = 7> <Delay = 4.43>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i11 %add_ln96_1, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i, i11 0, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader.preheader" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 159 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln96_1, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i, i6 0, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader.preheader" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 160 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln98, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i, i6 0, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader.preheader" [05-Vitis-HLS/cnn.cc:98]   --->   Operation 161 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (1.63ns)   --->   "%add_ln96_1 = add i11 %indvar_flatten15, i11 1" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 162 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (1.88ns)   --->   "%icmp_ln96 = icmp_eq  i11 %indvar_flatten15, i11 1156" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 164 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i, void %_Z3cnnPA28_fPf.exit" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 165 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln96 = add i6 %i_1, i6 1" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 166 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (1.42ns)   --->   "%icmp_ln98 = icmp_eq  i6 %j_1, i6 34" [05-Vitis-HLS/cnn.cc:98]   --->   Operation 167 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (1.18ns)   --->   "%select_ln96 = select i1 %icmp_ln98, i6 0, i6 %j_1" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 168 'select' 'select_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (1.18ns)   --->   "%select_ln96_1 = select i1 %icmp_ln98, i6 %add_ln96, i6 %i_1" [05-Vitis-HLS/cnn.cc:96]   --->   Operation 169 'select' 'select_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (1.82ns)   --->   "%add_ln98 = add i6 %select_ln96, i6 1" [05-Vitis-HLS/cnn.cc:98]   --->   Operation 170 'add' 'add_ln98' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 8> <Delay = 7.01>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln96_1, i5 0" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 171 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln96_1, i1 0" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 172 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %tmp_70" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 173 'zext' 'zext_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i11 %tmp_69, i11 %zext_ln100" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 174 'add' 'add_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i6 %select_ln96" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 175 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln100_1 = add i11 %add_ln100, i11 %zext_ln100_1" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 176 'add' 'add_ln100_1' <Predicate = (!icmp_ln96)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i11 %add_ln100_1" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 177 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%pad_img0_addr_2 = getelementptr i32 %pad_img0, i64 0, i64 %zext_ln100_2" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 178 'getelementptr' 'pad_img0_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_29 : Operation 179 [2/2] (3.25ns)   --->   "%pad_img0_load = load i11 %pad_img0_addr_2" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 179 'load' 'pad_img0_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 30 <SV = 9> <Delay = 6.50>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @clone_for_rows_clone_for_cols_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1156, i64 1156, i64 1156"   --->   Operation 181 'speclooptripcount' 'empty_52' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%pad_img1_addr = getelementptr i32 %pad_img1, i64 0, i64 %zext_ln100_2" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 183 'getelementptr' 'pad_img1_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%pad_img2_addr = getelementptr i32 %pad_img2, i64 0, i64 %zext_ln100_2" [05-Vitis-HLS/cnn.cc:101]   --->   Operation 184 'getelementptr' 'pad_img2_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%pad_img3_addr = getelementptr i32 %pad_img3, i64 0, i64 %zext_ln100_2" [05-Vitis-HLS/cnn.cc:102]   --->   Operation 185 'getelementptr' 'pad_img3_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [05-Vitis-HLS/cnn.cc:98]   --->   Operation 186 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_30 : Operation 187 [1/2] (3.25ns)   --->   "%pad_img0_load = load i11 %pad_img0_addr_2" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 187 'load' 'pad_img0_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_30 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln100 = store i32 %pad_img0_load, i11 %pad_img1_addr" [05-Vitis-HLS/cnn.cc:100]   --->   Operation 188 'store' 'store_ln100' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_30 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln101 = store i32 %pad_img0_load, i11 %pad_img2_addr" [05-Vitis-HLS/cnn.cc:101]   --->   Operation 189 'store' 'store_ln101' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_30 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %pad_img0_load, i11 %pad_img3_addr" [05-Vitis-HLS/cnn.cc:102]   --->   Operation 190 'store' 'store_ln102' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z25normalization_and_paddingPA28_fPA34_f.exit.i.preheader"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 31 <SV = 8> <Delay = 0.00>
ST_31 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln106 = call void @dataflow_section, i32 %pad_img0, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %output_buffer, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9, i32 %dense_biases" [05-Vitis-HLS/cnn.cc:106]   --->   Operation 192 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 9> <Delay = 1.58>
ST_32 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln106 = call void @dataflow_section, i32 %pad_img0, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %output_buffer, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9, i32 %dense_biases" [05-Vitis-HLS/cnn.cc:106]   --->   Operation 193 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [wrapper.cpp:40]   --->   Operation 194 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 33 <SV = 10> <Delay = 2.32>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln40, void %.split, i4 0, void %_Z3cnnPA28_fPf.exit" [wrapper.cpp:40]   --->   Operation 195 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (1.73ns)   --->   "%add_ln40 = add i4 %i_2, i4 1" [wrapper.cpp:40]   --->   Operation 196 'add' 'add_ln40' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 197 [1/1] (1.30ns)   --->   "%icmp_ln40 = icmp_eq  i4 %i_2, i4 10" [wrapper.cpp:40]   --->   Operation 197 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 198 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split, void" [wrapper.cpp:40]   --->   Operation 199 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i_2" [wrapper.cpp:40]   --->   Operation 200 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%output_buffer_addr = getelementptr i32 %output_buffer, i64 0, i64 %zext_ln40" [wrapper.cpp:42]   --->   Operation 201 'getelementptr' 'output_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 202 [2/2] (2.32ns)   --->   "%converter_1 = load i4 %output_buffer_addr" [wrapper.cpp:42]   --->   Operation 202 'load' 'converter_1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 203 [1/1] (1.30ns)   --->   "%temp_out_last_V = icmp_eq  i4 %i_2, i4 9" [wrapper.cpp:53]   --->   Operation 203 'icmp' 'temp_out_last_V' <Predicate = (!icmp_ln40)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 11> <Delay = 2.32>
ST_34 : Operation 204 [1/2] (2.32ns)   --->   "%converter_1 = load i4 %output_buffer_addr" [wrapper.cpp:42]   --->   Operation 204 'load' 'converter_1' <Predicate = (!icmp_ln40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%temp_out_data_V = bitcast i32 %converter_1" [wrapper.cpp:43]   --->   Operation 205 'bitcast' 'temp_out_data_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 206 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %temp_out_data_V, i4 15, i4 15, i1 0, i1 %temp_out_last_V, i1 0, i1 0"   --->   Operation 206 'write' 'write_ln304' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [wrapper.cpp:40]   --->   Operation 207 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [wrapper.cpp:40]   --->   Operation 208 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 209 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %temp_out_data_V, i4 15, i4 15, i1 0, i1 %temp_out_last_V, i1 0, i1 0"   --->   Operation 209 'write' 'write_ln304' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 36 <SV = 11> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [wrapper.cpp:57]   --->   Operation 211 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.5ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', wrapper.cpp:27) with incoming values : ('add_ln27_1', wrapper.cpp:27) [63]  (1.59 ns)

 <State 2>: 4.36ns
The critical path consists of the following:
	'phi' operation ('j', wrapper.cpp:28) with incoming values : ('add_ln28', wrapper.cpp:28) [65]  (0 ns)
	'icmp' operation ('icmp_ln2826', wrapper.cpp:28) [73]  (1.36 ns)
	'select' operation ('select_ln27', wrapper.cpp:27) [74]  (1.22 ns)
	'add' operation ('add_ln28', wrapper.cpp:28) [90]  (1.78 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln32', wrapper.cpp:32) [79]  (0 ns)
	'add' operation ('add_ln32', wrapper.cpp:32) [81]  (3.73 ns)
	'getelementptr' operation ('img_buffer_addr', wrapper.cpp:32) [83]  (0 ns)
	'store' operation ('store_ln32', wrapper.cpp:32) of variable 'bitcast_ln32', wrapper.cpp:32 on array 'img_in', wrapper.cpp:21 [89]  (3.25 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_48') with incoming values : ('empty_49') [95]  (1.59 ns)

 <State 5>: 5.13ns
The critical path consists of the following:
	'phi' operation ('empty_48') with incoming values : ('empty_49') [95]  (0 ns)
	'getelementptr' operation ('pad_img0_addr') [103]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'pad_img0', 05-Vitis-HLS/cnn.cc:78 [104]  (3.25 ns)
	blocking operation 1.88 ns on control path)

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', 05-Vitis-HLS/utils.cc:16) with incoming values : ('add_ln16_2', 05-Vitis-HLS/utils.cc:16) [109]  (1.59 ns)

 <State 7>: 4.36ns
The critical path consists of the following:
	'phi' operation ('c', 05-Vitis-HLS/utils.cc:18) with incoming values : ('add_ln18', 05-Vitis-HLS/utils.cc:18) [111]  (0 ns)
	'icmp' operation ('icmp_ln18', 05-Vitis-HLS/utils.cc:18) [120]  (1.36 ns)
	'select' operation ('select_ln16', 05-Vitis-HLS/utils.cc:16) [121]  (1.22 ns)
	'add' operation ('add_ln18', 05-Vitis-HLS/utils.cc:18) [148]  (1.78 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln22', 05-Vitis-HLS/utils.cc:22) [126]  (0 ns)
	'add' operation ('add_ln22_2', 05-Vitis-HLS/utils.cc:22) [136]  (3.73 ns)
	'getelementptr' operation ('img_buffer_addr_1', 05-Vitis-HLS/utils.cc:22) [138]  (0 ns)
	'load' operation ('img_buffer_load', 05-Vitis-HLS/utils.cc:22) on array 'img_in', wrapper.cpp:21 [140]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('img_buffer_load', 05-Vitis-HLS/utils.cc:22) on array 'img_in', wrapper.cpp:21 [140]  (3.25 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('conv4_i_i', 05-Vitis-HLS/utils.cc:22) [141]  (6.08 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('pad_img0_addr_1', 05-Vitis-HLS/utils.cc:22) [146]  (0 ns)
	'store' operation ('store_ln22', 05-Vitis-HLS/utils.cc:22) of variable 'conv4_i_i', 05-Vitis-HLS/utils.cc:22 on array 'pad_img0', 05-Vitis-HLS/cnn.cc:78 [147]  (3.25 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten15', 05-Vitis-HLS/cnn.cc:96) with incoming values : ('add_ln96_1', 05-Vitis-HLS/cnn.cc:96) [153]  (1.59 ns)

 <State 28>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', 05-Vitis-HLS/cnn.cc:98) with incoming values : ('add_ln98', 05-Vitis-HLS/cnn.cc:98) [155]  (0 ns)
	'icmp' operation ('icmp_ln98', 05-Vitis-HLS/cnn.cc:98) [164]  (1.43 ns)
	'select' operation ('select_ln96', 05-Vitis-HLS/cnn.cc:96) [165]  (1.19 ns)
	'add' operation ('add_ln98', 05-Vitis-HLS/cnn.cc:98) [184]  (1.83 ns)

 <State 29>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln100', 05-Vitis-HLS/cnn.cc:100) [170]  (0 ns)
	'add' operation ('add_ln100_1', 05-Vitis-HLS/cnn.cc:100) [173]  (3.76 ns)
	'getelementptr' operation ('pad_img0_addr_2', 05-Vitis-HLS/cnn.cc:100) [175]  (0 ns)
	'load' operation ('pad_img0_load', 05-Vitis-HLS/cnn.cc:100) on array 'pad_img0', 05-Vitis-HLS/cnn.cc:78 [180]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('pad_img0_load', 05-Vitis-HLS/cnn.cc:100) on array 'pad_img0', 05-Vitis-HLS/cnn.cc:78 [180]  (3.25 ns)
	'store' operation ('store_ln100', 05-Vitis-HLS/cnn.cc:100) of variable 'pad_img0_load', 05-Vitis-HLS/cnn.cc:100 on array 'pad_img1', 05-Vitis-HLS/cnn.cc:89 [181]  (3.25 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', wrapper.cpp:40) with incoming values : ('add_ln40', wrapper.cpp:40) [190]  (1.59 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', wrapper.cpp:40) with incoming values : ('add_ln40', wrapper.cpp:40) [190]  (0 ns)
	'getelementptr' operation ('output_buffer_addr', wrapper.cpp:42) [199]  (0 ns)
	'load' operation ('converter', wrapper.cpp:42) on array 'output_buffer' [200]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'load' operation ('converter', wrapper.cpp:42) on array 'output_buffer' [200]  (2.32 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
