#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001673fa1d680 .scope module, "sr_latch_tb" "sr_latch_tb" 2 3;
 .timescale 0 0;
v000001673fa1bbb0_0 .var "clk", 0 0;
v000001673fa1bc50_0 .net "q", 0 0, v000001673fa33120_0;  1 drivers
v000001673fa1bcf0_0 .var "r", 0 0;
v000001673fa1bd90_0 .var "rst", 0 0;
v000001673fa193b0_0 .var "s", 0 0;
S_000001673fa1d810 .scope module, "uut" "sr_latch" 2 8, 3 1 0, S_000001673fa1d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 1 "q";
v000001673fa1d9a0_0 .net "clk", 0 0, v000001673fa1bbb0_0;  1 drivers
v000001673fa33120_0 .var "q", 0 0;
v000001673fa1da40_0 .net "r", 0 0, v000001673fa1bcf0_0;  1 drivers
v000001673fa1ba70_0 .net "rst", 0 0, v000001673fa1bd90_0;  1 drivers
v000001673fa1bb10_0 .net "s", 0 0, v000001673fa193b0_0;  1 drivers
E_000001673fa69e30 .event posedge, v000001673fa1ba70_0, v000001673fa1d9a0_0;
    .scope S_000001673fa1d810;
T_0 ;
    %wait E_000001673fa69e30;
    %load/vec4 v000001673fa1ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001673fa1bb10_0;
    %inv;
    %load/vec4 v000001673fa1da40_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001673fa33120_0;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001673fa33120_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001673fa1d680;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "sr_latch.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001673fa1d680 {0 0 0};
    %vpi_call 2 14 "$monitor", "Time: %0t || clk: %d || rst: %b || s: %b || r: %b || q: %b", $time, v000001673fa1bbb0_0, v000001673fa1bd90_0, v000001673fa193b0_0, v000001673fa1bcf0_0, v000001673fa1bc50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa1bbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001673fa1bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa193b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa1bcf0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa1bd90_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa193b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa1bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa193b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001673fa1bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001673fa193b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001673fa1bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001673fa193b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001673fa1bcf0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sr_latch_tb.v";
    "./sr_latch.v";
