Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Wed Mar 27 13:14:19 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AES_Core_control_sets_placed.rpt
| Design       : AES_Core
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             393 |          140 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             385 |          141 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             268 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  CLKAES_BUFG   |                            |                              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                            |                              |                5 |              5 |         1.00 |
|  CLKAES_BUFG   | AES_Comp/AES_Comp_ENC/Rrg  | AES_Comp/AES_Comp_ENC/p_0_in |                4 |             12 |         3.00 |
|  CLKAES_BUFG   | AES_Comp/AES_Comp_ENC/Drg  |                              |               61 |            128 |         2.10 |
|  CLKAES_BUFG   | AES_Comp/AES_Comp_ENC/KrgX | AES_Comp/AES_Comp_ENC/p_0_in |               65 |            128 |         1.97 |
|  CLKAES_BUFG   | AES_Comp/AES_Comp_ENC/Krg  | AES_Comp/AES_Comp_ENC/p_0_in |               39 |            128 |         3.28 |
|  SCLKAES_BUFG  |                            |                              |               51 |            128 |         2.51 |
|  SU_IBUF_BUFG  |                            |                              |               81 |            256 |         3.16 |
|  SCLKAES_BUFG  | SE_IBUF                    |                              |               80 |            258 |         3.22 |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+


