{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608148074447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608148074455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 20:47:54 2020 " "Processing started: Wed Dec 16 20:47:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608148074455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148074455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dev_fonctions_barreFranche -c DFBF " "Command: quartus_map --read_settings_files=on --write_settings_files=off dev_fonctions_barreFranche -c DFBF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148074455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608148075445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608148075445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc_UART_RX " "Found design unit 1: UART_RX-arc_UART_RX" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090962 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148090962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/nmea_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/nmea_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_RX-arc_NMEA_RX " "Found design unit 1: NMEA_RX-arc_NMEA_RX" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090967 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_RX " "Found entity 1: NMEA_RX" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148090967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sofianeaouci/desktop/be-vhdl/be/functions/fpga/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arc_counter " "Found design unit 1: counter-arc_counter" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090972 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608148090972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148090972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_RX " "Elaborating entity \"NMEA_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608148091044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "synchro NMEA_RX.vhd(19) " "Verilog HDL or VHDL warning at NMEA_RX.vhd(19): object \"synchro\" assigned a value but never read" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "centaine NMEA_RX.vhd(20) " "Verilog HDL or VHDL warning at NMEA_RX.vhd(20): object \"centaine\" assigned a value but never read" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dizaine NMEA_RX.vhd(21) " "Verilog HDL or VHDL warning at NMEA_RX.vhd(21): object \"dizaine\" assigned a value but never read" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unite NMEA_RX.vhd(22) " "Verilog HDL or VHDL warning at NMEA_RX.vhd(22): object \"unite\" assigned a value but never read" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_stop NMEA_RX.vhd(27) " "VHDL Signal Declaration warning at NMEA_RX.vhd(27): used explicit default value for signal \"start_stop\" because signal was never assigned a value" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mode NMEA_RX.vhd(27) " "VHDL Signal Declaration warning at NMEA_RX.vhd(27): used explicit default value for signal \"mode\" because signal was never assigned a value" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1608148091046 "|NMEA_RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart\"" {  } { { "../functions/FPGA/NMEA_RX.vhd" "uart" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608148091049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(86) " "VHDL Process Statement warning at UART_RX.vhd(86): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_bit UART_RX.vhd(88) " "VHDL Process Statement warning at UART_RX.vhd(88): signal \"start_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(91) " "VHDL Process Statement warning at UART_RX.vhd(91): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_data_signal UART_RX.vhd(95) " "VHDL Process Statement warning at UART_RX.vhd(95): signal \"read_data_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(98) " "VHDL Process Statement warning at UART_RX.vhd(98): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_data_signal UART_RX.vhd(105) " "VHDL Process Statement warning at UART_RX.vhd(105): signal \"read_data_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(108) " "VHDL Process Statement warning at UART_RX.vhd(108): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_data_bits UART_RX.vhd(112) " "VHDL Process Statement warning at UART_RX.vhd(112): signal \"n_data_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_data_bits UART_RX.vhd(114) " "VHDL Process Statement warning at UART_RX.vhd(114): signal \"n_data_bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091052 "|NMEA_RX|UART_RX:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_State UART_RX.vhd(117) " "VHDL Process Statement warning at UART_RX.vhd(117): signal \"present_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091053 "|NMEA_RX|UART_RX:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER UART_RX:uart\|COUNTER:freq_count " "Elaborating entity \"COUNTER\" for hierarchy \"UART_RX:uart\|COUNTER:freq_count\"" {  } { { "../functions/FPGA/UART_RX.vhd" "freq_count" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608148091055 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../functions/FPGA/counter.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608148091056 "|NMEA_RX|UART_RX:uart|COUNTER:freq_count"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "freq_out\[0\] GND " "Pin \"freq_out\[0\]\" is stuck at GND" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608148091773 "|NMEA_RX|freq_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_out\[7\] GND " "Pin \"freq_out\[7\]\" is stuck at GND" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608148091773 "|NMEA_RX|freq_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608148091773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608148091893 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset_n_UART_RX Low " "Register reset_n_UART_RX will power up to Low" {  } { { "../functions/FPGA/NMEA_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608148092058 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1608148092058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608148092474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608148092690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608148092690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608148092802 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608148092802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608148092802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608148092802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608148092846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 20:48:12 2020 " "Processing ended: Wed Dec 16 20:48:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608148092846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608148092846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608148092846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608148092846 ""}
