/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [6:0] _04_;
  wire [17:0] _05_;
  wire [13:0] _06_;
  wire [9:0] _07_;
  reg [2:0] _08_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [22:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [9:0] celloutsig_0_56z;
  wire [18:0] celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_60z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [17:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_71z;
  wire [17:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [32:0] celloutsig_0_90z;
  wire [9:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~((celloutsig_0_0z | celloutsig_0_12z) & _00_);
  assign celloutsig_0_31z = ~((celloutsig_0_12z | celloutsig_0_16z[1]) & (celloutsig_0_17z | celloutsig_0_10z[10]));
  assign celloutsig_0_4z = ~((in_data[56] | celloutsig_0_0z) & (celloutsig_0_2z[8] | celloutsig_0_3z));
  assign celloutsig_0_48z = ~((celloutsig_0_41z | _01_) & (celloutsig_0_6z[1] | celloutsig_0_20z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[6] | in_data[102]) & (in_data[158] | celloutsig_1_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z[4] | celloutsig_0_4z) & (celloutsig_0_15z[2] | celloutsig_0_1z[1]));
  assign celloutsig_0_26z = ~((celloutsig_0_24z[6] | celloutsig_0_24z[9]) & (_02_ | celloutsig_0_3z));
  assign celloutsig_0_41z = celloutsig_0_5z[4] | celloutsig_0_11z[0];
  assign celloutsig_1_10z = celloutsig_1_6z | _03_;
  assign celloutsig_0_32z = in_data[47] ^ celloutsig_0_10z[4];
  assign celloutsig_0_36z = celloutsig_0_9z ^ celloutsig_0_16z[0];
  assign celloutsig_1_6z = in_data[123] ^ celloutsig_1_3z;
  assign celloutsig_0_27z = celloutsig_0_2z[22] ^ celloutsig_0_7z[13];
  assign celloutsig_0_28z = celloutsig_0_16z[0] ^ celloutsig_0_1z[0];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_51z[6:5], celloutsig_0_44z, celloutsig_0_13z };
  reg [17:0] _24_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _24_ <= 18'h00000;
    else _24_ <= { in_data[126], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign { _05_[17:10], _03_, _05_[8:0] } = _24_;
  reg [13:0] _25_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 14'h0000;
    else _25_ <= { celloutsig_0_7z[5:1], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z };
  assign { _06_[13], _00_, _06_[11:10], _01_, _06_[8:0] } = _25_;
  reg [9:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 10'h000;
    else _26_ <= { in_data[37:29], celloutsig_0_13z };
  assign { _07_[9:8], _02_, _07_[6:0] } = _26_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 3'h0;
    else _08_ <= { celloutsig_0_16z[1:0], celloutsig_0_9z };
  assign celloutsig_0_44z = { celloutsig_0_0z, _08_ } / { 1'h1, celloutsig_0_14z };
  assign celloutsig_0_47z = { celloutsig_0_24z[8:4], celloutsig_0_13z } / { 1'h1, celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_0_7z = in_data[40:23] / { 1'h1, celloutsig_0_2z[20:4] };
  assign celloutsig_1_15z = { in_data[173:163], celloutsig_1_9z } / { 1'h1, in_data[111:103], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_19z = { _05_[14:10], _03_, _05_[8:0], celloutsig_1_3z } / { 1'h1, in_data[182:180], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_18z };
  assign celloutsig_0_1z = { in_data[58:54], celloutsig_0_0z } / { 1'h1, in_data[15:11] };
  assign celloutsig_0_34z = 1'h1 && celloutsig_0_33z[8:6];
  assign celloutsig_0_38z = { _02_, _07_[6:4] } && { celloutsig_0_14z[1], celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_37z };
  assign celloutsig_0_9z = { in_data[63:61], celloutsig_0_5z } && { celloutsig_0_6z[1:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_0z[12], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z } && in_data[110:105];
  assign celloutsig_0_12z = { celloutsig_0_7z[9:1], celloutsig_0_1z } && celloutsig_0_10z[15:1];
  assign celloutsig_0_0z = in_data[67:43] < in_data[41:17];
  assign celloutsig_0_3z = { celloutsig_0_1z[4:2], celloutsig_0_1z } < { celloutsig_0_2z[22:21], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_37z = { _02_, _07_[6:2], celloutsig_0_17z, celloutsig_0_31z } < { celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_39z = { celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_32z, celloutsig_0_3z } < { celloutsig_0_16z[0], celloutsig_0_25z };
  assign celloutsig_0_45z = { celloutsig_0_44z[3:1], celloutsig_0_28z, celloutsig_0_39z, celloutsig_0_11z } < { celloutsig_0_1z[4:0], celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_0_50z = in_data[29:23] < { celloutsig_0_16z[0], celloutsig_0_40z, celloutsig_0_48z };
  assign celloutsig_0_67z = _08_ < { celloutsig_0_55z, celloutsig_0_19z, celloutsig_0_41z };
  assign celloutsig_1_18z = { celloutsig_1_13z[2:0], celloutsig_1_3z } < { celloutsig_1_16z[3:1], celloutsig_1_9z };
  assign celloutsig_0_68z = in_data[31:14] % { 1'h1, _08_[1], celloutsig_0_42z, celloutsig_0_60z, celloutsig_0_67z, celloutsig_0_34z, celloutsig_0_55z, celloutsig_0_44z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_5z = { celloutsig_1_0z[3:2], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[0], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_4z[3:1] % { 1'h1, celloutsig_1_4z[2], in_data[96] };
  assign celloutsig_0_11z = { 1'h1, celloutsig_0_8z[6:5] } % { 1'h1, celloutsig_0_5z[2:1] };
  assign celloutsig_0_90z = { celloutsig_0_42z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_24z, _04_, celloutsig_0_36z, celloutsig_0_47z } * { celloutsig_0_20z, _07_[9:8], _02_, _07_[6:0], celloutsig_0_65z, celloutsig_0_51z, _07_[9:8], _02_, _07_[6:0] };
  assign celloutsig_0_91z = celloutsig_0_71z[10:1] * { celloutsig_0_68z[12:4], celloutsig_0_19z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_5z } * _05_[8:5];
  assign celloutsig_0_2z = { in_data[90:74], celloutsig_0_1z } * { in_data[89:68], celloutsig_0_0z };
  assign celloutsig_0_24z = { 3'h7, celloutsig_0_8z[6], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_14z } * in_data[61:49];
  assign celloutsig_0_40z = celloutsig_0_26z ? { _06_[10], _01_, celloutsig_0_34z, celloutsig_0_23z, 1'h1 } : { celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_0_65z = celloutsig_0_16z[0] ? { _04_[4:3], celloutsig_0_31z } : { celloutsig_0_58z[4:3], celloutsig_0_55z };
  assign celloutsig_1_13z = celloutsig_1_0z[7] ? celloutsig_1_11z : in_data[183:180];
  assign celloutsig_1_14z[3:1] = celloutsig_1_1z ? _05_[15:13] : { celloutsig_1_0z[3], celloutsig_1_9z, 1'h0 };
  assign celloutsig_0_25z = celloutsig_0_4z ? { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_3z } : celloutsig_0_5z[4:2];
  assign celloutsig_1_2z = ~^ in_data[116:106];
  assign celloutsig_1_12z = ~^ { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_13z = ~^ celloutsig_0_7z[10:5];
  assign celloutsig_0_19z = ~^ { celloutsig_0_15z[6:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_20z = ~^ in_data[76:61];
  assign celloutsig_0_33z = { celloutsig_0_15z[5:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_30z, _07_[9:8], _02_, _07_[6:0] } >>> { celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_52z = celloutsig_0_6z[4:0] >>> { 1'h1, celloutsig_0_8z[6:3] };
  assign celloutsig_0_5z = celloutsig_0_2z[15:11] >>> in_data[27:23];
  assign celloutsig_0_6z = celloutsig_0_2z[20:15] >>> { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_7z[16:1] >>> { celloutsig_0_6z[4:0], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_6z[1:0], celloutsig_0_9z } >>> celloutsig_0_5z[2:0];
  assign celloutsig_0_15z = celloutsig_0_7z[17:9] >>> { celloutsig_0_8z[5:4], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_29z = { _07_[5:3], celloutsig_0_13z } - { _08_[0], celloutsig_0_14z };
  assign celloutsig_0_35z = celloutsig_0_16z - celloutsig_0_25z;
  assign celloutsig_0_51z = { celloutsig_0_6z[2:1], celloutsig_0_48z, celloutsig_0_47z } - { 5'h1f, celloutsig_0_8z[6:4], celloutsig_0_0z };
  assign celloutsig_0_56z = { celloutsig_0_33z[21:20], celloutsig_0_50z, celloutsig_0_47z, celloutsig_0_55z } - celloutsig_0_2z[22:13];
  assign celloutsig_0_58z = { _06_[11:10], _01_, _06_[8:5], celloutsig_0_42z, celloutsig_0_52z, celloutsig_0_52z, celloutsig_0_17z } - { celloutsig_0_15z[8:5], celloutsig_0_31z, celloutsig_0_54z, celloutsig_0_1z, celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[180:167] - in_data[153:140];
  assign celloutsig_1_4z = { celloutsig_1_0z[5:3], celloutsig_1_2z } - celloutsig_1_0z[9:6];
  assign celloutsig_0_60z = { celloutsig_0_56z[4:1], celloutsig_0_54z, celloutsig_0_26z } ~^ { celloutsig_0_58z[11:7], celloutsig_0_27z };
  assign celloutsig_0_71z = { celloutsig_0_56z, celloutsig_0_3z } ~^ { celloutsig_0_67z, celloutsig_0_34z, _04_, celloutsig_0_9z, celloutsig_0_45z };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_14z[3:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_12z } ~^ { in_data[103], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_2z[6:5], celloutsig_0_9z } ~^ celloutsig_0_8z[2:0];
  assign celloutsig_0_42z = ~((celloutsig_0_3z & celloutsig_0_25z[0]) | (celloutsig_0_6z[2] & celloutsig_0_0z));
  assign celloutsig_0_54z = ~((celloutsig_0_47z[4] & celloutsig_0_10z[7]) | (_06_[13] & _06_[10]));
  assign celloutsig_0_55z = ~((celloutsig_0_5z[3] & celloutsig_0_27z) | (_07_[8] & celloutsig_0_48z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & in_data[171]) | (in_data[142] & in_data[120]));
  assign celloutsig_0_23z = ~((celloutsig_0_0z & celloutsig_0_3z) | (celloutsig_0_16z[0] & celloutsig_0_16z[1]));
  assign { celloutsig_0_8z[5:0], celloutsig_0_8z[6] } = { celloutsig_0_6z, celloutsig_0_1z[0] } ~^ { celloutsig_0_1z[4:0], celloutsig_0_0z, celloutsig_0_1z[5] };
  assign _05_[9] = _03_;
  assign { _06_[12], _06_[9] } = { _00_, _01_ };
  assign _07_[7] = _02_;
  assign celloutsig_0_8z[11:7] = 5'h1f;
  assign celloutsig_1_14z[0] = celloutsig_1_6z;
  assign { out_data[128], out_data[111:96], out_data[63:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z[32:1], celloutsig_0_91z };
endmodule
