Report time       : Tue Dec 31 14:49:59 RST 2019.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|           2987|           2987|           2988|           2987|           2987|           2988|
|   Verilog|      Pass|           3397|           3401|           3405|           3390|           3390|           3390|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
