(pcb "C:\Users\Noah Keck\Documents\8bit Comp\Computer.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 49005 -13015 200962 -133005)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D8.0mm_P3.80mm
      (place C1 80020 -19050 front 0 (PN "10 uF"))
      (place C5 80020 -31750 front 0 (PN "10 uF"))
    )
    (component Capacitors_SMD:C_0603_HandSoldering
      (place C2 173990 -19370 front 270 (PN 1n))
      (place C3 93030 -95250 front 0 (PN "10 pF"))
      (place C4 87630 -78740 front 180 (PN "10 pF"))
    )
    (component Connectors:DB9FC
      (place J1 78740 -60450 front 90 (PN DB9))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-4pol"
      (place J2 55880 -19130 front 270 (PN Screw_Terminal_1x04))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 162560 -21590 front 0 (PN 10k))
      (place R2 162560 -16510 front 0 (PN 1k))
      (place R3 172720 -48260 front 90 (PN 10k))
      (place R6 146050 -66040 front 270 (PN 10k))
      (place R7 146050 -63500 front 90 (PN 10k))
      (place R8 143510 -40640 front 0 (PN 10k))
      (place R9 146050 -83820 front 90 (PN 10k))
      (place R10 146050 -53340 front 90 (PN 10k))
      (place R11 156210 -86360 front 270 (PN 10k))
      (place R12 99060 -90170 front 180 (PN 2.2k))
      (place R13 91440 -73660 front 0 (PN 2.2k))
      (place R14 121920 -88900 front 90 (PN 10k))
      (place R15 95250 -60960 front 270 (PN 10k))
    )
    (component "Housings_DIP:DIP-18_W7.62mm"
      (place U1 149860 -34290 front 90 (PN 8284))
    )
    (component "Power_Integrations:TO-220"
      (place U2 69850 -19050 front 0 (PN "LM2931AZ-5.0"))
      (place U9 69850 -31750 front 0 (PN NCP1117DT12G))
    )
    (component "Housings_DIP:DIP-40_W15.24mm"
      (place U3 125730 -40640 front 0 (PN 8088))
      (place U7 102870 -40640 front 0 (PN 16450))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U4 128270 -34290 front 90 (PN 74LS04))
      (place U8 168910 -96520 front 180 (PN 7400))
      (place U10 106680 -34290 front 90 (PN 74LS04))
      (place U11 90170 -27940 front 0 (PN 7400))
    )
    (component "Housings_DIP:DIP-28_W7.62mm"
      (place U5 125730 -96520 front 0 (PN 28C256))
      (place U6 113030 -96520 front 0 (PN RAM_32KO))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U12 153670 -40640 front 0 (PN 8259))
    )
    (component "Crystals:Crystal_SMD_FOX_FE-2pin_7.5x5.0mm"
      (place Y1 154330 -20320 front 0 (PN "8 MHz"))
      (place Y2 95250 -81890 front 270 (PN "3.072 MHz"))
    )
    (component Connectors:ISA8
      (place BUS1 193040 -85090 front 90 (PN BUSPC))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D8.0mm_P3.80mm
      (outline (path signal 100  5900 0  5704.23 -1236.07  5136.07 -2351.14  4251.14 -3236.07
            3136.07 -3804.23  1900 -4000  663.932 -3804.23  -451.141 -3236.07
            -1336.07 -2351.14  -1904.23 -1236.07  -2100 0  -1904.23 1236.07
            -1336.07 2351.14  -451.141 3236.07  663.932 3804.23  1900 4000
            3136.07 3804.23  4251.14 3236.07  5136.07 2351.14  5704.23 1236.07))
      (outline (path signal 120  5990 0  5789.82 -1263.88  5208.88 -2404.04  4304.04 -3308.88
            3163.88 -3889.82  1900 -4090  636.12 -3889.82  -504.042 -3308.88
            -1408.88 -2404.04  -1989.82 -1263.88  -2190 0  -1989.82 1263.88
            -1408.88 2404.04  -504.042 3308.88  636.12 3889.82  1900 4090
            3163.88 3889.82  4304.04 3308.88  5208.88 2404.04  5789.82 1263.88))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1900 4050  1900 -4050))
      (outline (path signal 120  1940 4050  1940 -4050))
      (outline (path signal 120  1980 4050  1980 -4050))
      (outline (path signal 120  2020 4049  2020 -4049))
      (outline (path signal 120  2060 4047  2060 -4047))
      (outline (path signal 120  2100 4046  2100 -4046))
      (outline (path signal 120  2140 4043  2140 -4043))
      (outline (path signal 120  2180 4041  2180 -4041))
      (outline (path signal 120  2220 4038  2220 -4038))
      (outline (path signal 120  2260 4035  2260 -4035))
      (outline (path signal 120  2300 4031  2300 -4031))
      (outline (path signal 120  2340 4027  2340 -4027))
      (outline (path signal 120  2380 4022  2380 -4022))
      (outline (path signal 120  2420 4017  2420 -4017))
      (outline (path signal 120  2460 4012  2460 -4012))
      (outline (path signal 120  2500 4006  2500 -4006))
      (outline (path signal 120  2540 4000  2540 -4000))
      (outline (path signal 120  2580 3994  2580 -3994))
      (outline (path signal 120  2621 3987  2621 -3987))
      (outline (path signal 120  2661 3979  2661 -3979))
      (outline (path signal 120  2701 3971  2701 -3971))
      (outline (path signal 120  2741 3963  2741 -3963))
      (outline (path signal 120  2781 3955  2781 -3955))
      (outline (path signal 120  2821 3946  2821 980))
      (outline (path signal 120  2821 -980  2821 -3946))
      (outline (path signal 120  2861 3936  2861 980))
      (outline (path signal 120  2861 -980  2861 -3936))
      (outline (path signal 120  2901 3926  2901 980))
      (outline (path signal 120  2901 -980  2901 -3926))
      (outline (path signal 120  2941 3916  2941 980))
      (outline (path signal 120  2941 -980  2941 -3916))
      (outline (path signal 120  2981 3905  2981 980))
      (outline (path signal 120  2981 -980  2981 -3905))
      (outline (path signal 120  3021 3894  3021 980))
      (outline (path signal 120  3021 -980  3021 -3894))
      (outline (path signal 120  3061 3883  3061 980))
      (outline (path signal 120  3061 -980  3061 -3883))
      (outline (path signal 120  3101 3870  3101 980))
      (outline (path signal 120  3101 -980  3101 -3870))
      (outline (path signal 120  3141 3858  3141 980))
      (outline (path signal 120  3141 -980  3141 -3858))
      (outline (path signal 120  3181 3845  3181 980))
      (outline (path signal 120  3181 -980  3181 -3845))
      (outline (path signal 120  3221 3832  3221 980))
      (outline (path signal 120  3221 -980  3221 -3832))
      (outline (path signal 120  3261 3818  3261 980))
      (outline (path signal 120  3261 -980  3261 -3818))
      (outline (path signal 120  3301 3803  3301 980))
      (outline (path signal 120  3301 -980  3301 -3803))
      (outline (path signal 120  3341 3789  3341 980))
      (outline (path signal 120  3341 -980  3341 -3789))
      (outline (path signal 120  3381 3773  3381 980))
      (outline (path signal 120  3381 -980  3381 -3773))
      (outline (path signal 120  3421 3758  3421 980))
      (outline (path signal 120  3421 -980  3421 -3758))
      (outline (path signal 120  3461 3741  3461 980))
      (outline (path signal 120  3461 -980  3461 -3741))
      (outline (path signal 120  3501 3725  3501 980))
      (outline (path signal 120  3501 -980  3501 -3725))
      (outline (path signal 120  3541 3707  3541 980))
      (outline (path signal 120  3541 -980  3541 -3707))
      (outline (path signal 120  3581 3690  3581 980))
      (outline (path signal 120  3581 -980  3581 -3690))
      (outline (path signal 120  3621 3671  3621 980))
      (outline (path signal 120  3621 -980  3621 -3671))
      (outline (path signal 120  3661 3652  3661 980))
      (outline (path signal 120  3661 -980  3661 -3652))
      (outline (path signal 120  3701 3633  3701 980))
      (outline (path signal 120  3701 -980  3701 -3633))
      (outline (path signal 120  3741 3613  3741 980))
      (outline (path signal 120  3741 -980  3741 -3613))
      (outline (path signal 120  3781 3593  3781 980))
      (outline (path signal 120  3781 -980  3781 -3593))
      (outline (path signal 120  3821 3572  3821 980))
      (outline (path signal 120  3821 -980  3821 -3572))
      (outline (path signal 120  3861 3550  3861 980))
      (outline (path signal 120  3861 -980  3861 -3550))
      (outline (path signal 120  3901 3528  3901 980))
      (outline (path signal 120  3901 -980  3901 -3528))
      (outline (path signal 120  3941 3505  3941 980))
      (outline (path signal 120  3941 -980  3941 -3505))
      (outline (path signal 120  3981 3482  3981 980))
      (outline (path signal 120  3981 -980  3981 -3482))
      (outline (path signal 120  4021 3458  4021 980))
      (outline (path signal 120  4021 -980  4021 -3458))
      (outline (path signal 120  4061 3434  4061 980))
      (outline (path signal 120  4061 -980  4061 -3434))
      (outline (path signal 120  4101 3408  4101 980))
      (outline (path signal 120  4101 -980  4101 -3408))
      (outline (path signal 120  4141 3383  4141 980))
      (outline (path signal 120  4141 -980  4141 -3383))
      (outline (path signal 120  4181 3356  4181 980))
      (outline (path signal 120  4181 -980  4181 -3356))
      (outline (path signal 120  4221 3329  4221 980))
      (outline (path signal 120  4221 -980  4221 -3329))
      (outline (path signal 120  4261 3301  4261 980))
      (outline (path signal 120  4261 -980  4261 -3301))
      (outline (path signal 120  4301 3272  4301 980))
      (outline (path signal 120  4301 -980  4301 -3272))
      (outline (path signal 120  4341 3243  4341 980))
      (outline (path signal 120  4341 -980  4341 -3243))
      (outline (path signal 120  4381 3213  4381 980))
      (outline (path signal 120  4381 -980  4381 -3213))
      (outline (path signal 120  4421 3182  4421 980))
      (outline (path signal 120  4421 -980  4421 -3182))
      (outline (path signal 120  4461 3150  4461 980))
      (outline (path signal 120  4461 -980  4461 -3150))
      (outline (path signal 120  4501 3118  4501 980))
      (outline (path signal 120  4501 -980  4501 -3118))
      (outline (path signal 120  4541 3084  4541 980))
      (outline (path signal 120  4541 -980  4541 -3084))
      (outline (path signal 120  4581 3050  4581 980))
      (outline (path signal 120  4581 -980  4581 -3050))
      (outline (path signal 120  4621 3015  4621 980))
      (outline (path signal 120  4621 -980  4621 -3015))
      (outline (path signal 120  4661 2979  4661 980))
      (outline (path signal 120  4661 -980  4661 -2979))
      (outline (path signal 120  4701 2942  4701 980))
      (outline (path signal 120  4701 -980  4701 -2942))
      (outline (path signal 120  4741 2904  4741 980))
      (outline (path signal 120  4741 -980  4741 -2904))
      (outline (path signal 120  4781 2865  4781 -2865))
      (outline (path signal 120  4821 2824  4821 -2824))
      (outline (path signal 120  4861 2783  4861 -2783))
      (outline (path signal 120  4901 2740  4901 -2740))
      (outline (path signal 120  4941 2697  4941 -2697))
      (outline (path signal 120  4981 2652  4981 -2652))
      (outline (path signal 120  5021 2605  5021 -2605))
      (outline (path signal 120  5061 2557  5061 -2557))
      (outline (path signal 120  5101 2508  5101 -2508))
      (outline (path signal 120  5141 2457  5141 -2457))
      (outline (path signal 120  5181 2404  5181 -2404))
      (outline (path signal 120  5221 2349  5221 -2349))
      (outline (path signal 120  5261 2293  5261 -2293))
      (outline (path signal 120  5301 2234  5301 -2234))
      (outline (path signal 120  5341 2173  5341 -2173))
      (outline (path signal 120  5381 2109  5381 -2109))
      (outline (path signal 120  5421 2043  5421 -2043))
      (outline (path signal 120  5461 1974  5461 -1974))
      (outline (path signal 120  5501 1902  5501 -1902))
      (outline (path signal 120  5541 1826  5541 -1826))
      (outline (path signal 120  5581 1745  5581 -1745))
      (outline (path signal 120  5621 1660  5621 -1660))
      (outline (path signal 120  5661 1570  5661 -1570))
      (outline (path signal 120  5701 1473  5701 -1473))
      (outline (path signal 120  5741 1369  5741 -1369))
      (outline (path signal 120  5781 1254  5781 -1254))
      (outline (path signal 120  5821 1127  5821 -1127))
      (outline (path signal 120  5861 983  5861 -983))
      (outline (path signal 120  5901 814  5901 -814))
      (outline (path signal 120  5941 598  5941 -598))
      (outline (path signal 120  5981 246  5981 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2450 4350  -2450 -4350))
      (outline (path signal 50  -2450 -4350  6250 -4350))
      (outline (path signal 50  6250 -4350  6250 4350))
      (outline (path signal 50  6250 4350  -2450 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 3800 0)
    )
    (image Capacitors_SMD:C_0603_HandSoldering
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 50  -1850 750  1850 750))
      (outline (path signal 50  -1850 -750  1850 -750))
      (outline (path signal 50  -1850 750  -1850 -750))
      (outline (path signal 50  1850 750  1850 -750))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 120  350 -600  -350 -600))
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
      (pin Rect[T]Pad_1200x750_um 2 950 0)
    )
    (image Connectors:DB9FC
      (outline (path signal 120  -10740 16820  -10690 -1080))
      (outline (path signal 120  -10690 -1080  21910 -1080))
      (outline (path signal 120  21910 -1080  21910 16820))
      (outline (path signal 120  21910 16820  -10740 16820))
      (outline (path signal 100  -10670 -1020  21840 -1020))
      (outline (path signal 100  21840 -1020  21840 16760))
      (outline (path signal 100  21840 16760  -10670 16760))
      (outline (path signal 100  -10670 16760  -10670 -1020))
      (outline (path signal 100  -3560 16760  -3560 9140))
      (outline (path signal 100  -3560 9140  14730 9140))
      (outline (path signal 100  14730 9140  14730 16760))
      (outline (path signal 100  -2030 16760  -2030 25400))
      (outline (path signal 100  -2030 25400  13210 25400))
      (outline (path signal 100  13210 25400  13210 16760))
      (outline (path signal 50  -10920 25650  22090 25650))
      (outline (path signal 50  -10920 25650  -10920 -1270))
      (outline (path signal 50  22090 -1270  22090 25650))
      (outline (path signal 50  22090 -1270  -10920 -1270))
      (pin Round[A]Pad_3810_um @1 18290 2540)
      (pin Round[A]Pad_3810_um @2 -7110 2540)
      (pin Rect[A]Pad_1520x1520_um 1 0 0)
      (pin Round[A]Pad_1520_um 2 2790 0)
      (pin Round[A]Pad_1520_um 3 5460 0)
      (pin Round[A]Pad_1520_um 4 8260 0)
      (pin Round[A]Pad_1520_um 5 11050 0)
      (pin Round[A]Pad_1520_um 6 1400 2540)
      (pin Round[A]Pad_1520_um 7 4190 2540)
      (pin Round[A]Pad_1520_um 8 6860 2540)
      (pin Round[A]Pad_1520_um 9 9650 2540)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-4pol"
      (outline (path signal 50  -2700 5400  17700 5400))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  17700 -4800  -2700 -4800))
      (outline (path signal 50  17700 5400  17700 -4800))
      (outline (path signal 150  12500 -4100  12500 -4600))
      (outline (path signal 150  17000 -100  16902.1 -718.034  16618 -1275.57  16175.6 -1718.03
            15618 -2002.11  15000 -2100  14382 -2002.11  13824.4 -1718.03
            13382 -1275.57  13097.9 -718.034  13000 -100  13097.9 518.034
            13382 1075.57  13824.4 1518.03  14382 1802.11  15000 1900  15618 1802.11
            16175.6 1518.03  16618 1075.57  16902.1 518.034))
      (outline (path signal 150  12000 -100  11902.1 -718.034  11618 -1275.57  11175.6 -1718.03
            10618 -2002.11  10000 -2100  9381.97 -2002.11  8824.43 -1718.03
            8381.97 -1275.57  8097.89 -718.034  8000 -100  8097.89 518.034
            8381.97 1075.57  8824.43 1518.03  9381.97 1802.11  10000 1900
            10618 1802.11  11175.6 1518.03  11618 1075.57  11902.1 518.034))
      (outline (path signal 150  7500 -4100  7500 -4600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  17500 -2600))
      (outline (path signal 150  -2500 2300  17500 2300))
      (outline (path signal 150  -2500 -4100  17500 -4100))
      (outline (path signal 150  -2500 -4600  17500 -4600))
      (outline (path signal 150  17500 -4600  17500 5200))
      (outline (path signal 150  17500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Round[A]Pad_2500_um 4 15000 0)
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1950 860  1950 -860))
      (outline (path signal 120  1950 -860  5670 -860))
      (outline (path signal 120  5670 -860  5670 860))
      (outline (path signal 120  5670 860  1950 860))
      (outline (path signal 120  880 0  1950 0))
      (outline (path signal 120  6740 0  5670 0))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  8600 -1150))
      (outline (path signal 50  8600 -1150  8600 1150))
      (outline (path signal 50  8600 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image "Housings_DIP:DIP-18_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -21710))
      (outline (path signal 120  1040 -21710  6580 -21710))
      (outline (path signal 120  6580 -21710  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -21900))
      (outline (path signal 50  -1100 -21900  8700 -21900))
      (outline (path signal 50  8700 -21900  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
    )
    (image "Power_Integrations:TO-220"
      (outline (path signal 150  4826 1651  4826 -1778))
      (outline (path signal 150  -4826 1651  -4826 -1778))
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -49650))
      (outline (path signal 120  1040 -49650  14200 -49650))
      (outline (path signal 120  14200 -49650  14200 1390))
      (outline (path signal 120  14200 1390  8620 1390))
      (outline (path signal 50  -1100 1600  -1100 -49800))
      (outline (path signal 50  -1100 -49800  16300 -49800))
      (outline (path signal 50  16300 -49800  16300 1600))
      (outline (path signal 50  16300 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -16630))
      (outline (path signal 120  1040 -16630  6580 -16630))
      (outline (path signal 120  6580 -16630  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-28_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -34410))
      (outline (path signal 120  1040 -34410  6580 -34410))
      (outline (path signal 120  6580 -34410  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -34600))
      (outline (path signal 50  -1100 -34600  8700 -34600))
      (outline (path signal 50  8700 -34600  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -34410))
      (outline (path signal 120  1040 -34410  14200 -34410))
      (outline (path signal 120  14200 -34410  14200 1390))
      (outline (path signal 120  14200 1390  8620 1390))
      (outline (path signal 50  -1100 1600  -1100 -34600))
      (outline (path signal 50  -1100 -34600  16300 -34600))
      (outline (path signal 50  16300 -34600  16300 1600))
      (outline (path signal 50  16300 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Crystals:Crystal_SMD_FOX_FE-2pin_7.5x5.0mm"
      (outline (path signal 100  400 0  380.423 -123.607  323.607 -235.114  235.114 -323.607
            123.607 -380.423  0 -400  -123.607 -380.423  -235.114 -323.607
            -323.607 -235.114  -380.423 -123.607  -400 0  -380.423 123.607
            -323.607 235.114  -235.114 323.607  -123.607 380.423  0 400
            123.607 380.423  235.114 323.607  323.607 235.114  380.423 123.607))
      (outline (path signal 133.333  333.333 0  317.019 -103.006  269.672 -195.928  195.928 -269.672
            103.006 -317.019  0 -333.333  -103.006 -317.019  -195.928 -269.672
            -269.672 -195.928  -317.019 -103.006  -333.333 0  -317.019 103.006
            -269.672 195.928  -195.928 269.672  -103.006 317.019  0 333.333
            103.006 317.019  195.928 269.672  269.672 195.928  317.019 103.006))
      (outline (path signal 133.333  213.333 0  202.892 -65.924  172.59 -125.394  125.394 -172.59
            65.924 -202.892  0 -213.333  -65.924 -202.892  -125.394 -172.59
            -172.59 -125.394  -202.892 -65.924  -213.333 0  -202.892 65.924
            -172.59 125.394  -125.394 172.59  -65.924 202.892  0 213.333
            65.924 202.892  125.394 172.59  172.59 125.394  202.892 65.924))
      (outline (path signal 186.667  93.333 0  88.765 -28.841  75.508 -54.86  54.86 -75.508
            28.841 -88.765  0 -93.333  -28.841 -88.765  -54.86 -75.508  -75.508 -54.86
            -88.765 -28.841  -93.333 0  -88.765 28.841  -75.508 54.86  -54.86 75.508
            -28.841 88.765  0 93.333  28.841 88.765  54.86 75.508  75.508 54.86
            88.765 28.841))
      (outline (path signal 100  -3750 2500  -3750 -2500))
      (outline (path signal 100  -3750 -2500  3750 -2500))
      (outline (path signal 100  3750 -2500  3750 2500))
      (outline (path signal 100  3750 2500  -3750 2500))
      (outline (path signal 100  -3750 -1500  -2750 -2500))
      (outline (path signal 120  3950 2700  -4450 2700))
      (outline (path signal 120  -4450 2700  -4450 -2700))
      (outline (path signal 120  -4450 -2700  3950 -2700))
      (outline (path signal 50  -4500 2800  -4500 -2800))
      (outline (path signal 50  -4500 -2800  4500 -2800))
      (outline (path signal 50  4500 -2800  4500 2800))
      (outline (path signal 50  4500 2800  -4500 2800))
      (pin Rect[T]Pad_2200x2400_um 1 -3150 0)
      (pin Rect[T]Pad_2200x2400_um 2 3150 0)
    )
    (image Connectors:ISA8
      (outline (path signal 254  69342 -4572  -16002 -4572))
      (outline (path signal 254  -16002 -4572  -16002 4572))
      (outline (path signal 254  -16002 4572  69342 4572))
      (outline (path signal 254  69342 4572  69342 -4572))
      (pin Round[A]Pad_1524_um (rotate 180) 1 64770 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 2 62230 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 3 59690 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 4 57150 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 5 54610 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 6 52070 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 7 49530 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 8 46990 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 9 44450 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 10 41910 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 11 39370 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 12 36830 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 13 34290 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 14 31750 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 15 29210 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 16 26670 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 17 24130 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 18 21590 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 19 19050 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 20 16510 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 21 13970 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 22 11430 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 23 8890 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 24 6350 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 25 3810 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 26 1270 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 27 -1270 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 28 -3810 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 29 -6350 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 30 -8890 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 31 -11430 2540)
      (pin Round[A]Pad_1524_um (rotate 180) 32 64770 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 33 62230 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 34 59690 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 35 57150 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 36 54610 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 37 52070 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 38 49530 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 39 46990 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 40 44450 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 41 41910 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 42 39370 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 43 36830 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 44 34290 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 45 31750 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 46 29210 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 47 26670 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 48 24130 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 49 21590 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 50 19050 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 51 16510 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 52 13970 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 53 11430 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 54 8890 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 55 6350 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 56 3810 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 57 1270 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 58 -1270 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 59 -3810 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 60 -6350 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 61 -8890 -2540)
      (pin Round[A]Pad_1524_um (rotate 180) 62 -11430 -2540)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1520_um
      (shape (circle F.Cu 1520))
      (shape (circle B.Cu 1520))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3810_um
      (shape (circle F.Cu 3810))
      (shape (circle B.Cu 3810))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x2400_um
      (shape (rect F.Cu -1100 -1200 1100 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x750_um
      (shape (rect F.Cu -600 -375 600 375))
      (attach off)
    )
    (padstack Rect[A]Pad_1520x1520_um
      (shape (rect F.Cu -760 -760 760 760))
      (shape (rect B.Cu -760 -760 760 760))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 J1-5 J2-3 J2-2 R1-2 R6-2 R7-2 R14-1 U1-9 U2-2
        U3-1 U3-20 U4-7 U5-14 U6-14 U7-20 U8-7 U10-7 U11-7 U12-14 U9-1 BUS1-1 BUS1-10
        BUS1-31)
    )
    (net "Net-(BUS1-Pad2)"
      (pins U1-10 U3-21 U7-35 BUS1-2)
    )
    (net Vcc
      (pins C1-1 R2-1 R3-2 R8-2 R9-2 R10-2 R11-2 R15-1 U1-18 U2-1 U3-40 U4-14 U5-28
        U6-28 U7-40 U8-14 U10-14 U11-14 U12-28 BUS1-3 BUS1-29)
    )
    (net "Net-(BUS1-Pad4)"
      (pins U12-20 BUS1-4)
    )
    (net "Net-(BUS1-Pad5)"
      (pins BUS1-5)
    )
    (net "Net-(BUS1-Pad6)"
      (pins BUS1-6)
    )
    (net "Net-(BUS1-Pad7)"
      (pins BUS1-7)
    )
    (net "Net-(BUS1-Pad8)"
      (pins BUS1-8)
    )
    (net "Net-(BUS1-Pad9)"
      (pins C5-1 U9-2 BUS1-9)
    )
    (net "Net-(BUS1-Pad11)"
      (pins U11-3 BUS1-11)
    )
    (net "Net-(BUS1-Pad12)"
      (pins U11-6 BUS1-12)
    )
    (net "Net-(BUS1-Pad13)"
      (pins U11-8 BUS1-13)
    )
    (net "Net-(BUS1-Pad14)"
      (pins U11-11 BUS1-14)
    )
    (net "Net-(BUS1-Pad15)"
      (pins BUS1-15)
    )
    (net "Net-(BUS1-Pad16)"
      (pins BUS1-16)
    )
    (net "Net-(BUS1-Pad17)"
      (pins BUS1-17)
    )
    (net "Net-(BUS1-Pad18)"
      (pins BUS1-18)
    )
    (net "Net-(BUS1-Pad19)"
      (pins BUS1-19)
    )
    (net "Net-(BUS1-Pad20)"
      (pins U1-2 BUS1-20)
    )
    (net "Net-(BUS1-Pad21)"
      (pins U12-25 BUS1-21)
    )
    (net "Net-(BUS1-Pad22)"
      (pins U12-24 BUS1-22)
    )
    (net "Net-(BUS1-Pad23)"
      (pins U12-23 BUS1-23)
    )
    (net "Net-(BUS1-Pad24)"
      (pins U12-22 BUS1-24)
    )
    (net "Net-(BUS1-Pad25)"
      (pins U12-21 BUS1-25)
    )
    (net "Net-(BUS1-Pad26)"
      (pins BUS1-26)
    )
    (net "Net-(BUS1-Pad27)"
      (pins BUS1-27)
    )
    (net "Net-(BUS1-Pad28)"
      (pins BUS1-28)
    )
    (net "Net-(BUS1-Pad30)"
      (pins U1-12 BUS1-30)
    )
    (net "Net-(BUS1-Pad32)"
      (pins U3-17 BUS1-32)
    )
    (net A0
      (pins U3-9 U3-11 U3-13 U3-15 U3-16 U5-15 U5-3 U5-17 U5-5 U5-19 U5-7 U5-9 U5-10
        U5-11 U5-12 U6-15 U6-3 U6-17 U6-5 U6-19 U6-7 U6-9 U6-10 U6-11 U6-12 U7-1 U7-2
        U7-4 U7-6 U7-27 U7-8 U7-28 U12-4 U12-6 U12-8 U12-10 U12-11 U12-27 BUS1-33
        BUS1-35 BUS1-37 BUS1-39 BUS1-40 BUS1-55 BUS1-57 BUS1-59 BUS1-61 BUS1-62)
    )
    (net A6
      (pins U3-10 U5-4 U5-18 U6-4 U6-18 U7-7 U12-5 BUS1-34 BUS1-56)
    )
    (net A4
      (pins U3-12 U5-16 U5-6 U6-16 U6-6 U7-5 U12-7 BUS1-36 BUS1-58)
    )
    (net A2
      (pins U3-14 U5-8 U5-13 U6-8 U6-13 U7-3 U7-26 U12-9 BUS1-38 BUS1-60)
    )
    (net "Net-(BUS1-Pad41)"
      (pins U1-5 U3-22 BUS1-41)
    )
    (net "Net-(BUS1-Pad42)"
      (pins BUS1-42)
    )
    (net A19
      (pins U3-35 U8-9 BUS1-43)
    )
    (net A18
      (pins U3-36 U8-5 BUS1-44)
    )
    (net A17
      (pins U3-37 U8-4 BUS1-45)
    )
    (net A16
      (pins U3-38 U8-2 BUS1-46)
    )
    (net A15
      (pins U3-39 U8-1 BUS1-47)
    )
    (net A14
      (pins U3-2 U5-1 U6-1 BUS1-48)
    )
    (net A13
      (pins U3-3 U5-26 U6-26 BUS1-49)
    )
    (net A12
      (pins U3-4 U5-2 U6-2 BUS1-50)
    )
    (net A11
      (pins U3-5 U5-23 U6-23 BUS1-51)
    )
    (net A10
      (pins U3-6 U5-21 U6-21 BUS1-52)
    )
    (net A8
      (pins U3-8 U5-25 U6-25 BUS1-53 BUS1-54)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R2-2 U1-11)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 R12-2 R13-1 Y2-2)
    )
    (net SXI
      (pins C4-1 R13-2 U7-16 Y2-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U7-38)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U7-10)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U7-11)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U7-33)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 U7-37)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 U7-32)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U7-36)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9 U7-39)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U9-3)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 U2-3)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U1-13)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U12-16)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 U3-30)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 U3-31)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U3-34)
    )
    (net "Net-(R9-Pad1)"
      (pins R9-1 U3-23)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U3-33)
    )
    (net "Net-(R11-Pad1)"
      (pins R11-1 U8-10)
    )
    (net SXO
      (pins R12-1 U7-17)
    )
    (net "Net-(R14-Pad2)"
      (pins R14-2 U7-25)
    )
    (net "Net-(R15-Pad2)"
      (pins R15-2 U7-12 U7-13)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-16 Y1-2)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U3-19)
    )
    (net "Net-(U1-Pad17)"
      (pins U1-17 Y1-1)
    )
    (net INTA
      (pins U3-24 U12-26)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25)
    )
    (net "Net-(U3-Pad26)"
      (pins U3-26)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7 U5-24 U6-24)
    )
    (net "Net-(U3-Pad27)"
      (pins U3-27)
    )
    (net IO/M
      (pins U3-28 U3-32 U4-9 U4-4 U5-22 U6-22 U7-21 U10-1 U10-9 U10-3 U10-5 U11-9
        U11-12)
    )
    (net WR
      (pins U3-29 U4-1 U7-19 U11-1 U11-10)
    )
    (net INT
      (pins U3-18 U12-17)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8 U7-14)
    )
    (net "Net-(U4-Pad2)"
      (pins U4-2 U4-5 U6-27)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3 U4-6)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10 U5-20 U5-27)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11 U6-20 U8-8 U8-3 U8-6)
    )
    (net "Net-(U7-Pad22)"
      (pins U7-22)
    )
    (net "Net-(U7-Pad23)"
      (pins U7-23)
    )
    (net "Net-(U7-Pad24)"
      (pins U7-24)
    )
    (net "Net-(U7-Pad15)"
      (pins U7-9 U7-15)
    )
    (net IRQ0
      (pins U7-30 U12-18)
    )
    (net "Net-(U7-Pad31)"
      (pins U7-31)
    )
    (net "Net-(U7-Pad34)"
      (pins U7-34)
    )
    (net "Net-(U7-Pad18)"
      (pins U7-18)
    )
    (net "Net-(U10-Pad8)"
      (pins U10-8 U12-1 U12-2 U12-3)
    )
    (net "Net-(U10-Pad2)"
      (pins U10-2 U11-2 U11-4)
    )
    (net "Net-(U10-Pad4)"
      (pins U10-4 U11-5)
    )
    (net "Net-(U10-Pad6)"
      (pins U10-6 U11-13)
    )
    (net "Net-(U12-Pad15)"
      (pins U12-15)
    )
    (net "Net-(U12-Pad19)"
      (pins U12-19)
    )
    (net "Net-(U12-Pad12)"
      (pins U12-12)
    )
    (net "Net-(U12-Pad13)"
      (pins U12-13)
    )
    (class kicad_default "" A0 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A2
      A4 A6 A8 GND INT INTA IO/M IRQ0 "Net-(BUS1-Pad11)" "Net-(BUS1-Pad12)"
      "Net-(BUS1-Pad13)" "Net-(BUS1-Pad14)" "Net-(BUS1-Pad15)" "Net-(BUS1-Pad16)"
      "Net-(BUS1-Pad17)" "Net-(BUS1-Pad18)" "Net-(BUS1-Pad19)" "Net-(BUS1-Pad2)"
      "Net-(BUS1-Pad20)" "Net-(BUS1-Pad21)" "Net-(BUS1-Pad22)" "Net-(BUS1-Pad23)"
      "Net-(BUS1-Pad24)" "Net-(BUS1-Pad25)" "Net-(BUS1-Pad26)" "Net-(BUS1-Pad27)"
      "Net-(BUS1-Pad28)" "Net-(BUS1-Pad30)" "Net-(BUS1-Pad32)" "Net-(BUS1-Pad4)"
      "Net-(BUS1-Pad41)" "Net-(BUS1-Pad42)" "Net-(BUS1-Pad5)" "Net-(BUS1-Pad6)"
      "Net-(BUS1-Pad7)" "Net-(BUS1-Pad8)" "Net-(BUS1-Pad9)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)"
      "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(J2-Pad1)"
      "Net-(J2-Pad4)" "Net-(R1-Pad1)" "Net-(R10-Pad1)" "Net-(R11-Pad1)" "Net-(R14-Pad2)"
      "Net-(R15-Pad2)" "Net-(R3-Pad1)" "Net-(R6-Pad1)" "Net-(R7-Pad1)" "Net-(R8-Pad1)"
      "Net-(R9-Pad1)" "Net-(U1-Pad1)" "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad16)"
      "Net-(U1-Pad17)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad6)" "Net-(U1-Pad7)"
      "Net-(U1-Pad8)" "Net-(U10-Pad2)" "Net-(U10-Pad4)" "Net-(U10-Pad6)" "Net-(U10-Pad8)"
      "Net-(U12-Pad12)" "Net-(U12-Pad13)" "Net-(U12-Pad15)" "Net-(U12-Pad19)"
      "Net-(U3-Pad25)" "Net-(U3-Pad26)" "Net-(U3-Pad27)" "Net-(U3-Pad7)" "Net-(U4-Pad10)"
      "Net-(U4-Pad11)" "Net-(U4-Pad2)" "Net-(U4-Pad3)" "Net-(U4-Pad8)" "Net-(U7-Pad15)"
      "Net-(U7-Pad18)" "Net-(U7-Pad22)" "Net-(U7-Pad23)" "Net-(U7-Pad24)"
      "Net-(U7-Pad31)" "Net-(U7-Pad34)" SXI SXO Vcc WR
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
