/*****************************************************************************
* 2k Programmable Video Character generator ROM/RAM at C0
* Not write protected / Initialized with OSI set
******************************************************************************/

   // RAMB16_S9_S9: Virtex-II/II-Pro, Spartan-3/3E 2k x 8 + 1 Parity bit Dual-Port RAM
   // Xilinx HDL Language Template version 7.1i
	// C000-C7FF
RAMB16_S9_S9 #(
      .INIT_A(9'h000),  // Value of output RAM registers on Port A at startup
      .INIT_B(9'h000),  // Value of output RAM registers on Port B at startup
      .SRVAL_A(9'h000), // Port A ouput value upon SSR assertion
      .SRVAL_B(9'h000), // Port B ouput value upon SSR assertion
      .WRITE_MODE_A("READ_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
      .WRITE_MODE_B("READ_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
      .SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL" 

      // The following INIT_xx declarations specify the initial contents of the RAM
      .INIT_00(256'h81423C00003C42818142242424244281427E5A18185A7E425A7E5A18185A7E5A),
      .INIT_01(256'hFEFFFFE3C08080807FFFFFC703010101FCFEFCC0C000008000FF5A9924000000),
      .INIT_02(256'h00F8F8E07F180000001F1F07FE18000000E0F82020FE00003F7F3F0303000001),
      .INIT_03(256'hFDB5FFB5FFFEBC187A6A7E7E3C18000010103C7EFE7E3C1800071F04047F0000),
      .INIT_04(256'hF0E0F0B81D0E0408002041FFFF41200008040E1DB8F0E0F03C181818185A3C18),
      .INIT_05(256'h102070B81D0F070F000482FFFF8204000F070F1DB8702010183C5A181818183C),
      .INIT_06(256'h001C141414141C00001C143E14141C000000027E40000000005050507C527C00),
      .INIT_07(256'h18244281182442811818181824427E008142241881422418080C4E4C48407E00),
      .INIT_08(256'h0014143E143E1414000000000014141400080008080808080000000000000000),
      .INIT_09(256'h0000000000080808002C122A040A0A04003032040810260600081E281C0A3C08),
      .INIT_0A(256'h000008083E08080000082A1C081C2A0800081020202010080008040202020408),
      .INIT_0B(256'h00000204081020000008000000000000000000003E0000000004080800000000),
      .INIT_0C(256'h001C22201810203E003E02041820221C001C080808080C08001C22262A32221C),
      .INIT_0D(256'h000404040810203E001C22221E020438001C2220201E023E0010103E12141810),
      .INIT_0E(256'h00040808000800000000000800080000000E10203C22221C001C22221C22221C),
      .INIT_0F(256'h000800080810221C00040810201008040000003E003E00000010080402040810),
      .INIT_10(256'h001C22020202221C001E22221E22221E0022223E22221408003C021A3A2A221C),
      .INIT_11(256'h003C22320202023C000202021E02023E003E02021E02023E001E22222222221E),
      .INIT_12(256'h0022120A060A1222001C222020202020001C08080808081C002222223E222222),
      .INIT_13(256'h001C22222222221C002222322A262222002222222A2A3622003E020202020202),
      .INIT_14(256'h001C22201C02221C0022120A1E22221E002C122A2222221C000202021E22221E),
      .INIT_15(256'h0022362A2A2222220008142222222222001C222222222222000808080808083E),
      .INIT_16(256'h003E06060606063E003E02040810203E00080808081422220022221408142222),
      .INIT_17(256'h003E0000000000000000002214080000003E30303030303E0000201008040200),
      .INIT_18(256'h003C0202023C0000001A2622261A0202002C3222322C00000000000000000000),
      .INIT_19(256'h1C202C3222322C00000808081C080810001C023E221C0000002C3222322C2020),
      .INIT_1A(256'h0022120E0A1222020C10101010001000001C08080C00080000222222221E0202),
      .INIT_1B(256'h001C2222221C000000222222221E0000002A2A2A2A160000001C08080808080C),
      .INIT_1C(256'h001E201C023C000000020202061A000020202C3222322C0002021A2622261A00),
      .INIT_1D(256'h00142A22222200000008141422220000003C22222222000000080808083E0800),
      .INIT_1E(256'h0030080804080830003E0408103E00001C203C24242400000022140814220000),
      .INIT_1F(256'h000000021C200000000008003E00080000080808000808080006080810080806),
      .INIT_20(256'h000000FF000000000000FF000000000000FF000000000000FF00000000000000),
      .INIT_21(256'h00000000000000FF000000000000FF000000000000FF000000000000FF000000),
      .INIT_22(256'h0808080808080808040404040404040402020202020202020101010101010101),
      .INIT_23(256'h8080808080808080404040404040404020202020202020201010101010101010),
      .INIT_24(256'hC0C0C0C0C0C0C0C00303030303030303000000000000FFFFFFFF000000000000),
      .INIT_25(256'h0000000000FFFFFFFFFFFF00000000001818181818181818000000FFFF000000),
      .INIT_26(256'h00000000FFFFFFFFFFFFFFFF00000000E0E0E0E0E0E0E0E00707070707070707),
      .INIT_27(256'hFFFFFFFFFFFF0000FFFFFFFFFF000000F0F0F0F0F0F0F0F00F0F0F0F0F0F0F0F),
      .INIT_28(256'h0000FFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00),
      .INIT_29(256'h0F0F0F0F0000000000000000F0F0F0F0F0F0F0F00000000000FFFFFFFFFFFFFF),
      .INIT_2A(256'h3C3C3C3C000000000F0F0F0FF0F0F0F0F0F0F0F00F0F0F0F000000000F0F0F0F),
      .INIT_2B(256'h0103070F1F3F7FFF00000F0F0F0F00000000F0F0F0F00000000000003C3C3C3C),
      .INIT_2C(256'hFFFFFFECC2800000FF7F3F1F0F07030180C0E0F0F8FCFEFFFFFEFCF8F0E0C080),
      .INIT_2D(256'h00000000AA55AA55FFFFFF3743010000FCFEFFECE2E040403F7FFF3747070202),
      .INIT_2E(256'hAA55AA55AA55AA55A050A050A050A0500A050A050A050A05AA55AA5500000000),
      .INIT_2F(256'h0000000018244281804020100804020101020408102040808142241818244281),
      .INIT_30(256'h00000000030C30C0010204080804020181422418000000008040201010204080),
      .INIT_31(256'h8080404020201010C0300C030000000000000000C0300C03030C30C000000000),
      .INIT_32(256'h00000000F0101010010102020404080810102020404080800808040402020101),
      .INIT_33(256'h80808080808080FF000000000F0808080808080F00000000101010F000000000),
      .INIT_34(256'h0000FFF9FF8F070201010101010101FFFF01010101010101FF80808080808080),
      .INIT_35(256'h000000FFFF1818180000FF9FFFF1E0400101FF0FFFF1E1008080FFF0FF8F8700),
      .INIT_36(256'h181818FFFF1818181818181F1F181818181818FFFF000000181818F8F8181818),
      .INIT_37(256'h00000000030408080808040300000000101020C00000000000000000C0201010),
      .INIT_38(256'hF00C030303030CF03C4281818181423C0304080808080403C0201010101020C0),
      .INIT_39(256'h3C185AFFFF7E3C183C18E7E742183C3C18183C7EFFFFFF660F30C0C0C0C0300F),
      .INIT_3A(256'h030F3FFFFF3F0F03C0F0FCFFFFFCF0C0E7C381000081C3E7183C7EFFFF7E3C18),
      .INIT_3B(256'h30389CFFFF9C383018183C7EFFDB183C0C1C39FFFF391C0C3C18DBFF7E3C1818),
      .INIT_3C(256'hF8F8F0F0C8040200F8F8F0F09010101014182A3C4840000014082A1C08000000),
      .INIT_3D(256'h1F1F0FFF030000001F1F0F0F132040001F1F0F0F09080808F8F8F0FFC0000000),
      .INIT_3E(256'h008050387C3E180800001F0E7E0E1F0008183E7C38508000447C7C7C54101000),
      .INIT_3F(256'h10187C3E1C0A01000000F8707E70F800000214387CF83020001010547C7C7C44),

      // The next set of INITP_xx are for the parity bits
      .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000)
   ) RAMB16_S9_S9_C0 (
      .DOA(DOA_C0),      		// Port A 8-bit Data Output
      .DOB(VROM_DATA),   		// Port B 8-bit Data Output
      .DOPA(DOPA_C0),    		// Port A 1-bit Parity Output
      .DOPB(DOPB_C0),    		// Port B 1-bit Parity Output
      .ADDRA(ADDRESS[10:0]),  // Port A 11-bit Address Input
      .ADDRB(VROM_ADDRESS),	// Port B 11-bit Address Input
      .CLKA(PH_2),    			// Port A Clock
      .CLKB(CLK[0]),   			// Port B Clock
      .DIA(DATA_OUT),      	// Port A 8-bit Data Input
      .DIB(8'h00),     			// Port B 8-bit Data Input
      .DIPA(1'b0),    			// Port A 1-bit parity Input
      .DIPB(1'b0),    			// Port-B 1-bit parity Input
      .ENA(ENA_C0),      		// Port A RAM Enable Input
      .ENB(1'b1),      			// Port B RAM Enable Input
      .SSRA(1'b0),    			// Port A Synchronous Set/Reset Input
      .SSRB(1'b0),    			// Port B Synchronous Set/Reset Input
      .WEA(~RW_N),      			// Port A Write Enable Input
      .WEB(1'b0)       			// Port B Write Enable Input
   );

   // End of RAMB16_S9_S9_inst instantiation
