
MMA8452Q Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d0c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e94  08002e94  00003e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ecc  08002ecc  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ecc  08002ecc  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ecc  08002ecc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ecc  08002ecc  00003ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ed0  08002ed0  00003ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002ed4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  2000000c  08002ee0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002ee0  00004108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b7af  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ea  00000000  00000000  0000f7eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000950  00000000  00000000  000110d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000745  00000000  00000000  00011a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000018a0  00000000  00000000  0001216d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d5d3  00000000  00000000  00013a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099557  00000000  00000000  00020fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba537  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025f8  00000000  00000000  000ba57c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000bcb74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e7c 	.word	0x08002e7c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e7c 	.word	0x08002e7c

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fa5a 	bl	8000684 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f808 	bl	80001e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8c6 	bl	8000364 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001d8:	f000 f854 	bl	8000284 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80001dc:	f000 f892 	bl	8000304 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e0:	bf00      	nop
 80001e2:	e7fd      	b.n	80001e0 <main+0x18>

080001e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b09c      	sub	sp, #112	@ 0x70
 80001e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80001ee:	2228      	movs	r2, #40	@ 0x28
 80001f0:	2100      	movs	r1, #0
 80001f2:	4618      	mov	r0, r3
 80001f4:	f002 fe15 	bl	8002e22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80001fc:	2200      	movs	r2, #0
 80001fe:	601a      	str	r2, [r3, #0]
 8000200:	605a      	str	r2, [r3, #4]
 8000202:	609a      	str	r2, [r3, #8]
 8000204:	60da      	str	r2, [r3, #12]
 8000206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000208:	463b      	mov	r3, r7
 800020a:	2234      	movs	r2, #52	@ 0x34
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f002 fe07 	bl	8002e22 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000214:	2302      	movs	r3, #2
 8000216:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000218:	2301      	movs	r3, #1
 800021a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021c:	2310      	movs	r3, #16
 800021e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000220:	2300      	movs	r3, #0
 8000222:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000224:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000228:	4618      	mov	r0, r3
 800022a:	f000 fe6b 	bl	8000f04 <HAL_RCC_OscConfig>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d001      	beq.n	8000238 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000234:	f000 f8de 	bl	80003f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000238:	230f      	movs	r3, #15
 800023a:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023c:	2300      	movs	r3, #0
 800023e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000240:	2300      	movs	r3, #0
 8000242:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000244:	2300      	movs	r3, #0
 8000246:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f001 fe94 	bl	8001f80 <HAL_RCC_ClockConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800025e:	f000 f8c9 	bl	80003f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000262:	2320      	movs	r3, #32
 8000264:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000266:	2300      	movs	r3, #0
 8000268:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800026a:	463b      	mov	r3, r7
 800026c:	4618      	mov	r0, r3
 800026e:	f002 f8a7 	bl	80023c0 <HAL_RCCEx_PeriphCLKConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000278:	f000 f8bc 	bl	80003f4 <Error_Handler>
  }
}
 800027c:	bf00      	nop
 800027e:	3770      	adds	r7, #112	@ 0x70
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}

08000284 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000288:	4b1b      	ldr	r3, [pc, #108]	@ (80002f8 <MX_I2C1_Init+0x74>)
 800028a:	4a1c      	ldr	r2, [pc, #112]	@ (80002fc <MX_I2C1_Init+0x78>)
 800028c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 800028e:	4b1a      	ldr	r3, [pc, #104]	@ (80002f8 <MX_I2C1_Init+0x74>)
 8000290:	4a1b      	ldr	r2, [pc, #108]	@ (8000300 <MX_I2C1_Init+0x7c>)
 8000292:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000294:	4b18      	ldr	r3, [pc, #96]	@ (80002f8 <MX_I2C1_Init+0x74>)
 8000296:	2200      	movs	r2, #0
 8000298:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800029a:	4b17      	ldr	r3, [pc, #92]	@ (80002f8 <MX_I2C1_Init+0x74>)
 800029c:	2201      	movs	r2, #1
 800029e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002a0:	4b15      	ldr	r3, [pc, #84]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80002a6:	4b14      	ldr	r3, [pc, #80]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002ac:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002b2:	4b11      	ldr	r3, [pc, #68]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002be:	480e      	ldr	r0, [pc, #56]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002c0:	f000 fced 	bl	8000c9e <HAL_I2C_Init>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80002ca:	f000 f893 	bl	80003f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80002ce:	2100      	movs	r1, #0
 80002d0:	4809      	ldr	r0, [pc, #36]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002d2:	f000 fd7f 	bl	8000dd4 <HAL_I2CEx_ConfigAnalogFilter>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80002dc:	f000 f88a 	bl	80003f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80002e0:	2100      	movs	r1, #0
 80002e2:	4805      	ldr	r0, [pc, #20]	@ (80002f8 <MX_I2C1_Init+0x74>)
 80002e4:	f000 fdc1 	bl	8000e6a <HAL_I2CEx_ConfigDigitalFilter>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80002ee:	f000 f881 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	20000028 	.word	0x20000028
 80002fc:	40005400 	.word	0x40005400
 8000300:	0010020a 	.word	0x0010020a

08000304 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000308:	4b14      	ldr	r3, [pc, #80]	@ (800035c <MX_USART2_UART_Init+0x58>)
 800030a:	4a15      	ldr	r2, [pc, #84]	@ (8000360 <MX_USART2_UART_Init+0x5c>)
 800030c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800030e:	4b13      	ldr	r3, [pc, #76]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000310:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000316:	4b11      	ldr	r3, [pc, #68]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800031c:	4b0f      	ldr	r3, [pc, #60]	@ (800035c <MX_USART2_UART_Init+0x58>)
 800031e:	2200      	movs	r2, #0
 8000320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000322:	4b0e      	ldr	r3, [pc, #56]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000328:	4b0c      	ldr	r3, [pc, #48]	@ (800035c <MX_USART2_UART_Init+0x58>)
 800032a:	220c      	movs	r2, #12
 800032c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032e:	4b0b      	ldr	r3, [pc, #44]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000334:	4b09      	ldr	r3, [pc, #36]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800033a:	4b08      	ldr	r3, [pc, #32]	@ (800035c <MX_USART2_UART_Init+0x58>)
 800033c:	2200      	movs	r2, #0
 800033e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000340:	4b06      	ldr	r3, [pc, #24]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000342:	2200      	movs	r2, #0
 8000344:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000346:	4805      	ldr	r0, [pc, #20]	@ (800035c <MX_USART2_UART_Init+0x58>)
 8000348:	f002 f9cc 	bl	80026e4 <HAL_UART_Init>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000352:	f000 f84f 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	2000007c 	.word	0x2000007c
 8000360:	40004400 	.word	0x40004400

08000364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b088      	sub	sp, #32
 8000368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036a:	f107 030c 	add.w	r3, r7, #12
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
 8000378:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037a:	4b1d      	ldr	r3, [pc, #116]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 800037c:	695b      	ldr	r3, [r3, #20]
 800037e:	4a1c      	ldr	r2, [pc, #112]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 8000380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000384:	6153      	str	r3, [r2, #20]
 8000386:	4b1a      	ldr	r3, [pc, #104]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 8000388:	695b      	ldr	r3, [r3, #20]
 800038a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800038e:	60bb      	str	r3, [r7, #8]
 8000390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000392:	4b17      	ldr	r3, [pc, #92]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a16      	ldr	r2, [pc, #88]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 8000398:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b14      	ldr	r3, [pc, #80]	@ (80003f0 <MX_GPIO_Init+0x8c>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003a6:	607b      	str	r3, [r7, #4]
 80003a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 80003aa:	2303      	movs	r3, #3
 80003ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003ae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80003b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003b4:	2301      	movs	r3, #1
 80003b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b8:	f107 030c 	add.w	r3, r7, #12
 80003bc:	4619      	mov	r1, r3
 80003be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003c2:	f000 fad7 	bl	8000974 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80003c6:	2200      	movs	r2, #0
 80003c8:	2100      	movs	r1, #0
 80003ca:	2006      	movs	r0, #6
 80003cc:	f000 fa9b 	bl	8000906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80003d0:	2006      	movs	r0, #6
 80003d2:	f000 fab4 	bl	800093e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2100      	movs	r1, #0
 80003da:	2007      	movs	r0, #7
 80003dc:	f000 fa93 	bl	8000906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80003e0:	2007      	movs	r0, #7
 80003e2:	f000 faac 	bl	800093e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003e6:	bf00      	nop
 80003e8:	3720      	adds	r7, #32
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
}
 80003fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <Error_Handler+0x8>

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000406:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <HAL_MspInit+0x44>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	4a0e      	ldr	r2, [pc, #56]	@ (8000444 <HAL_MspInit+0x44>)
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <HAL_MspInit+0x44>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0301 	and.w	r3, r3, #1
 800041a:	607b      	str	r3, [r7, #4]
 800041c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041e:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <HAL_MspInit+0x44>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	4a08      	ldr	r2, [pc, #32]	@ (8000444 <HAL_MspInit+0x44>)
 8000424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000428:	61d3      	str	r3, [r2, #28]
 800042a:	4b06      	ldr	r3, [pc, #24]	@ (8000444 <HAL_MspInit+0x44>)
 800042c:	69db      	ldr	r3, [r3, #28]
 800042e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000432:	603b      	str	r3, [r7, #0]
 8000434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b08a      	sub	sp, #40	@ 0x28
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000450:	f107 0314 	add.w	r3, r7, #20
 8000454:	2200      	movs	r2, #0
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	605a      	str	r2, [r3, #4]
 800045a:	609a      	str	r2, [r3, #8]
 800045c:	60da      	str	r2, [r3, #12]
 800045e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a26      	ldr	r2, [pc, #152]	@ (8000500 <HAL_I2C_MspInit+0xb8>)
 8000466:	4293      	cmp	r3, r2
 8000468:	d145      	bne.n	80004f6 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800046a:	4b26      	ldr	r3, [pc, #152]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a25      	ldr	r2, [pc, #148]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 8000470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b23      	ldr	r3, [pc, #140]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800047e:	613b      	str	r3, [r7, #16]
 8000480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000482:	4b20      	ldr	r3, [pc, #128]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	4a1f      	ldr	r2, [pc, #124]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 8000488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	4b1d      	ldr	r3, [pc, #116]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800049a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800049e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004a0:	2312      	movs	r3, #18
 80004a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004a8:	2303      	movs	r3, #3
 80004aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004ac:	2304      	movs	r3, #4
 80004ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b0:	f107 0314 	add.w	r3, r7, #20
 80004b4:	4619      	mov	r1, r3
 80004b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ba:	f000 fa5b 	bl	8000974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80004be:	2380      	movs	r3, #128	@ 0x80
 80004c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004c2:	2312      	movs	r3, #18
 80004c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	2300      	movs	r3, #0
 80004c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ca:	2303      	movs	r3, #3
 80004cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004ce:	2304      	movs	r3, #4
 80004d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004d2:	f107 0314 	add.w	r3, r7, #20
 80004d6:	4619      	mov	r1, r3
 80004d8:	480b      	ldr	r0, [pc, #44]	@ (8000508 <HAL_I2C_MspInit+0xc0>)
 80004da:	f000 fa4b 	bl	8000974 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004de:	4b09      	ldr	r3, [pc, #36]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 80004e0:	69db      	ldr	r3, [r3, #28]
 80004e2:	4a08      	ldr	r2, [pc, #32]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 80004e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004e8:	61d3      	str	r3, [r2, #28]
 80004ea:	4b06      	ldr	r3, [pc, #24]	@ (8000504 <HAL_I2C_MspInit+0xbc>)
 80004ec:	69db      	ldr	r3, [r3, #28]
 80004ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80004f2:	60bb      	str	r3, [r7, #8]
 80004f4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80004f6:	bf00      	nop
 80004f8:	3728      	adds	r7, #40	@ 0x28
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40005400 	.word	0x40005400
 8000504:	40021000 	.word	0x40021000
 8000508:	48000400 	.word	0x48000400

0800050c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b08a      	sub	sp, #40	@ 0x28
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 0314 	add.w	r3, r7, #20
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a17      	ldr	r2, [pc, #92]	@ (8000588 <HAL_UART_MspInit+0x7c>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d128      	bne.n	8000580 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800052e:	4b17      	ldr	r3, [pc, #92]	@ (800058c <HAL_UART_MspInit+0x80>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	4a16      	ldr	r2, [pc, #88]	@ (800058c <HAL_UART_MspInit+0x80>)
 8000534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000538:	61d3      	str	r3, [r2, #28]
 800053a:	4b14      	ldr	r3, [pc, #80]	@ (800058c <HAL_UART_MspInit+0x80>)
 800053c:	69db      	ldr	r3, [r3, #28]
 800053e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000542:	613b      	str	r3, [r7, #16]
 8000544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000546:	4b11      	ldr	r3, [pc, #68]	@ (800058c <HAL_UART_MspInit+0x80>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	4a10      	ldr	r2, [pc, #64]	@ (800058c <HAL_UART_MspInit+0x80>)
 800054c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4b0e      	ldr	r3, [pc, #56]	@ (800058c <HAL_UART_MspInit+0x80>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800055e:	230c      	movs	r3, #12
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000562:	2302      	movs	r3, #2
 8000564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056a:	2303      	movs	r3, #3
 800056c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800056e:	2307      	movs	r3, #7
 8000570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	4619      	mov	r1, r3
 8000578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800057c:	f000 f9fa 	bl	8000974 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000580:	bf00      	nop
 8000582:	3728      	adds	r7, #40	@ 0x28
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40004400 	.word	0x40004400
 800058c:	40021000 	.word	0x40021000

08000590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000594:	bf00      	nop
 8000596:	e7fd      	b.n	8000594 <NMI_Handler+0x4>

08000598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800059c:	bf00      	nop
 800059e:	e7fd      	b.n	800059c <HardFault_Handler+0x4>

080005a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <MemManage_Handler+0x4>

080005a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <BusFault_Handler+0x4>

080005b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <UsageFault_Handler+0x4>

080005b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005ca:	bf00      	nop
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr

080005e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e6:	f000 f893 	bl	8000710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}

080005ee <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80005ee:	b580      	push	{r7, lr}
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_Pin);
 80005f2:	2001      	movs	r0, #1
 80005f4:	f000 fb30 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}

080005fc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT2_Pin);
 8000600:	2002      	movs	r0, #2
 8000602:	f000 fb29 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
	...

0800060c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <SystemInit+0x20>)
 8000612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000616:	4a05      	ldr	r2, [pc, #20]	@ (800062c <SystemInit+0x20>)
 8000618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800061c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000630:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000668 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000634:	f7ff ffea 	bl	800060c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000638:	480c      	ldr	r0, [pc, #48]	@ (800066c <LoopForever+0x6>)
  ldr r1, =_edata
 800063a:	490d      	ldr	r1, [pc, #52]	@ (8000670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <LoopForever+0xe>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000640:	e002      	b.n	8000648 <LoopCopyDataInit>

08000642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000646:	3304      	adds	r3, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800064c:	d3f9      	bcc.n	8000642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064e:	4a0a      	ldr	r2, [pc, #40]	@ (8000678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000650:	4c0a      	ldr	r4, [pc, #40]	@ (800067c <LoopForever+0x16>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000654:	e001      	b.n	800065a <LoopFillZerobss>

08000656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000658:	3204      	adds	r2, #4

0800065a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800065c:	d3fb      	bcc.n	8000656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800065e:	f002 fbe9 	bl	8002e34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000662:	f7ff fdb1 	bl	80001c8 <main>

08000666 <LoopForever>:

LoopForever:
    b LoopForever
 8000666:	e7fe      	b.n	8000666 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000668:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000670:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000674:	08002ed4 	.word	0x08002ed4
  ldr r2, =_sbss
 8000678:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800067c:	20000108 	.word	0x20000108

08000680 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000680:	e7fe      	b.n	8000680 <ADC1_IRQHandler>
	...

08000684 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000688:	4b08      	ldr	r3, [pc, #32]	@ (80006ac <HAL_Init+0x28>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <HAL_Init+0x28>)
 800068e:	f043 0310 	orr.w	r3, r3, #16
 8000692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000694:	2003      	movs	r0, #3
 8000696:	f000 f92b 	bl	80008f0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800069a:	200f      	movs	r0, #15
 800069c:	f000 f808 	bl	80006b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a0:	f7ff feae 	bl	8000400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40022000 	.word	0x40022000

080006b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b8:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <HAL_InitTick+0x54>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <HAL_InitTick+0x58>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f943 	bl	800095a <HAL_SYSTICK_Config>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e00e      	b.n	80006fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b0f      	cmp	r3, #15
 80006e2:	d80a      	bhi.n	80006fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e4:	2200      	movs	r2, #0
 80006e6:	6879      	ldr	r1, [r7, #4]
 80006e8:	f04f 30ff 	mov.w	r0, #4294967295
 80006ec:	f000 f90b 	bl	8000906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f0:	4a06      	ldr	r2, [pc, #24]	@ (800070c <HAL_InitTick+0x5c>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e000      	b.n	80006fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000000 	.word	0x20000000
 8000708:	20000008 	.word	0x20000008
 800070c:	20000004 	.word	0x20000004

08000710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <HAL_IncTick+0x20>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	461a      	mov	r2, r3
 800071a:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <HAL_IncTick+0x24>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a04      	ldr	r2, [pc, #16]	@ (8000734 <HAL_IncTick+0x24>)
 8000722:	6013      	str	r3, [r2, #0]
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000008 	.word	0x20000008
 8000734:	20000104 	.word	0x20000104

08000738 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return uwTick;  
 800073c:	4b03      	ldr	r3, [pc, #12]	@ (800074c <HAL_GetTick+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	20000104 	.word	0x20000104

08000750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f003 0307 	and.w	r3, r3, #7
 800075e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000766:	68ba      	ldr	r2, [r7, #8]
 8000768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800076c:	4013      	ands	r3, r2
 800076e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800077c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000782:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	60d3      	str	r3, [r2, #12]
}
 8000788:	bf00      	nop
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800079c:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <__NVIC_GetPriorityGrouping+0x18>)
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	f003 0307 	and.w	r3, r3, #7
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000ed00 	.word	0xe000ed00

080007b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	db0b      	blt.n	80007de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	f003 021f 	and.w	r2, r3, #31
 80007cc:	4907      	ldr	r1, [pc, #28]	@ (80007ec <__NVIC_EnableIRQ+0x38>)
 80007ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d2:	095b      	lsrs	r3, r3, #5
 80007d4:	2001      	movs	r0, #1
 80007d6:	fa00 f202 	lsl.w	r2, r0, r2
 80007da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000e100 	.word	0xe000e100

080007f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	6039      	str	r1, [r7, #0]
 80007fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000800:	2b00      	cmp	r3, #0
 8000802:	db0a      	blt.n	800081a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	b2da      	uxtb	r2, r3
 8000808:	490c      	ldr	r1, [pc, #48]	@ (800083c <__NVIC_SetPriority+0x4c>)
 800080a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080e:	0112      	lsls	r2, r2, #4
 8000810:	b2d2      	uxtb	r2, r2
 8000812:	440b      	add	r3, r1
 8000814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000818:	e00a      	b.n	8000830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4908      	ldr	r1, [pc, #32]	@ (8000840 <__NVIC_SetPriority+0x50>)
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	f003 030f 	and.w	r3, r3, #15
 8000826:	3b04      	subs	r3, #4
 8000828:	0112      	lsls	r2, r2, #4
 800082a:	b2d2      	uxtb	r2, r2
 800082c:	440b      	add	r3, r1
 800082e:	761a      	strb	r2, [r3, #24]
}
 8000830:	bf00      	nop
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	e000e100 	.word	0xe000e100
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000844:	b480      	push	{r7}
 8000846:	b089      	sub	sp, #36	@ 0x24
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000858:	69fb      	ldr	r3, [r7, #28]
 800085a:	f1c3 0307 	rsb	r3, r3, #7
 800085e:	2b04      	cmp	r3, #4
 8000860:	bf28      	it	cs
 8000862:	2304      	movcs	r3, #4
 8000864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	3304      	adds	r3, #4
 800086a:	2b06      	cmp	r3, #6
 800086c:	d902      	bls.n	8000874 <NVIC_EncodePriority+0x30>
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	3b03      	subs	r3, #3
 8000872:	e000      	b.n	8000876 <NVIC_EncodePriority+0x32>
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000878:	f04f 32ff 	mov.w	r2, #4294967295
 800087c:	69bb      	ldr	r3, [r7, #24]
 800087e:	fa02 f303 	lsl.w	r3, r2, r3
 8000882:	43da      	mvns	r2, r3
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	401a      	ands	r2, r3
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800088c:	f04f 31ff 	mov.w	r1, #4294967295
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	fa01 f303 	lsl.w	r3, r1, r3
 8000896:	43d9      	mvns	r1, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800089c:	4313      	orrs	r3, r2
         );
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3724      	adds	r7, #36	@ 0x24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
	...

080008ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008bc:	d301      	bcc.n	80008c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008be:	2301      	movs	r3, #1
 80008c0:	e00f      	b.n	80008e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c2:	4a0a      	ldr	r2, [pc, #40]	@ (80008ec <SysTick_Config+0x40>)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ca:	210f      	movs	r1, #15
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295
 80008d0:	f7ff ff8e 	bl	80007f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d4:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <SysTick_Config+0x40>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008da:	4b04      	ldr	r3, [pc, #16]	@ (80008ec <SysTick_Config+0x40>)
 80008dc:	2207      	movs	r2, #7
 80008de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff ff29 	bl	8000750 <__NVIC_SetPriorityGrouping>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	4603      	mov	r3, r0
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
 8000912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000918:	f7ff ff3e 	bl	8000798 <__NVIC_GetPriorityGrouping>
 800091c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	68b9      	ldr	r1, [r7, #8]
 8000922:	6978      	ldr	r0, [r7, #20]
 8000924:	f7ff ff8e 	bl	8000844 <NVIC_EncodePriority>
 8000928:	4602      	mov	r2, r0
 800092a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff5d 	bl	80007f0 <__NVIC_SetPriority>
}
 8000936:	bf00      	nop
 8000938:	3718      	adds	r7, #24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff31 	bl	80007b4 <__NVIC_EnableIRQ>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ffa2 	bl	80008ac <SysTick_Config>
 8000968:	4603      	mov	r3, r0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
	...

08000974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000974:	b480      	push	{r7}
 8000976:	b087      	sub	sp, #28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000982:	e14e      	b.n	8000c22 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	2101      	movs	r1, #1
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	fa01 f303 	lsl.w	r3, r1, r3
 8000990:	4013      	ands	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2b00      	cmp	r3, #0
 8000998:	f000 8140 	beq.w	8000c1c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f003 0303 	and.w	r3, r3, #3
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d005      	beq.n	80009b4 <HAL_GPIO_Init+0x40>
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f003 0303 	and.w	r3, r3, #3
 80009b0:	2b02      	cmp	r3, #2
 80009b2:	d130      	bne.n	8000a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	2203      	movs	r2, #3
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	68da      	ldr	r2, [r3, #12]
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ea:	2201      	movs	r2, #1
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	091b      	lsrs	r3, r3, #4
 8000a00:	f003 0201 	and.w	r2, r3, #1
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f003 0303 	and.w	r3, r3, #3
 8000a1e:	2b03      	cmp	r3, #3
 8000a20:	d017      	beq.n	8000a52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f003 0303 	and.w	r3, r3, #3
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	d123      	bne.n	8000aa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	08da      	lsrs	r2, r3, #3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	3208      	adds	r2, #8
 8000a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	f003 0307 	and.w	r3, r3, #7
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	220f      	movs	r2, #15
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	691a      	ldr	r2, [r3, #16]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	f003 0307 	and.w	r3, r3, #7
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	08da      	lsrs	r2, r3, #3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3208      	adds	r2, #8
 8000aa0:	6939      	ldr	r1, [r7, #16]
 8000aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f003 0203 	and.w	r2, r3, #3
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	f000 809a 	beq.w	8000c1c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae8:	4b55      	ldr	r3, [pc, #340]	@ (8000c40 <HAL_GPIO_Init+0x2cc>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	4a54      	ldr	r2, [pc, #336]	@ (8000c40 <HAL_GPIO_Init+0x2cc>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	4b52      	ldr	r3, [pc, #328]	@ (8000c40 <HAL_GPIO_Init+0x2cc>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b00:	4a50      	ldr	r2, [pc, #320]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	089b      	lsrs	r3, r3, #2
 8000b06:	3302      	adds	r3, #2
 8000b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	f003 0303 	and.w	r3, r3, #3
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	220f      	movs	r2, #15
 8000b18:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4013      	ands	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b2a:	d013      	beq.n	8000b54 <HAL_GPIO_Init+0x1e0>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a46      	ldr	r2, [pc, #280]	@ (8000c48 <HAL_GPIO_Init+0x2d4>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d00d      	beq.n	8000b50 <HAL_GPIO_Init+0x1dc>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a45      	ldr	r2, [pc, #276]	@ (8000c4c <HAL_GPIO_Init+0x2d8>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d007      	beq.n	8000b4c <HAL_GPIO_Init+0x1d8>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a44      	ldr	r2, [pc, #272]	@ (8000c50 <HAL_GPIO_Init+0x2dc>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d101      	bne.n	8000b48 <HAL_GPIO_Init+0x1d4>
 8000b44:	2303      	movs	r3, #3
 8000b46:	e006      	b.n	8000b56 <HAL_GPIO_Init+0x1e2>
 8000b48:	2305      	movs	r3, #5
 8000b4a:	e004      	b.n	8000b56 <HAL_GPIO_Init+0x1e2>
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	e002      	b.n	8000b56 <HAL_GPIO_Init+0x1e2>
 8000b50:	2301      	movs	r3, #1
 8000b52:	e000      	b.n	8000b56 <HAL_GPIO_Init+0x1e2>
 8000b54:	2300      	movs	r3, #0
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	f002 0203 	and.w	r2, r2, #3
 8000b5c:	0092      	lsls	r2, r2, #2
 8000b5e:	4093      	lsls	r3, r2
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b66:	4937      	ldr	r1, [pc, #220]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	089b      	lsrs	r3, r3, #2
 8000b6c:	3302      	adds	r3, #2
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b74:	4b37      	ldr	r3, [pc, #220]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4013      	ands	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d003      	beq.n	8000b98 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b98:	4a2e      	ldr	r2, [pc, #184]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d003      	beq.n	8000bc2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bc2:	4a24      	ldr	r2, [pc, #144]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d003      	beq.n	8000bec <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bec:	4a19      	ldr	r2, [pc, #100]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bf2:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	43db      	mvns	r3, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4013      	ands	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d003      	beq.n	8000c16 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c16:	4a0f      	ldr	r2, [pc, #60]	@ (8000c54 <HAL_GPIO_Init+0x2e0>)
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	fa22 f303 	lsr.w	r3, r2, r3
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f47f aea9 	bne.w	8000984 <HAL_GPIO_Init+0x10>
  }
}
 8000c32:	bf00      	nop
 8000c34:	bf00      	nop
 8000c36:	371c      	adds	r7, #28
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40010000 	.word	0x40010000
 8000c48:	48000400 	.word	0x48000400
 8000c4c:	48000800 	.word	0x48000800
 8000c50:	48000c00 	.word	0x48000c00
 8000c54:	40010400 	.word	0x40010400

08000c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c64:	695a      	ldr	r2, [r3, #20]
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d006      	beq.n	8000c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c6e:	4a05      	ldr	r2, [pc, #20]	@ (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f806 	bl	8000c88 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40010400 	.word	0x40010400

08000c88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d101      	bne.n	8000cb0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e08d      	b.n	8000dcc <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d106      	bne.n	8000cca <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff fbbf 	bl	8000448 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2224      	movs	r2, #36	@ 0x24
 8000cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f022 0201 	bic.w	r2, r2, #1
 8000ce0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685a      	ldr	r2, [r3, #4]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8000cee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000cfe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d107      	bne.n	8000d18 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	e006      	b.n	8000d26 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8000d24:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d108      	bne.n	8000d40 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	e007      	b.n	8000d50 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000d4e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d62:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000d72:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	691a      	ldr	r2, [r3, #16]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	69d9      	ldr	r1, [r3, #28]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6a1a      	ldr	r2, [r3, #32]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f042 0201 	orr.w	r2, r2, #1
 8000dac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2200      	movs	r2, #0
 8000db2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2220      	movs	r2, #32
 8000db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b20      	cmp	r3, #32
 8000de8:	d138      	bne.n	8000e5c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d101      	bne.n	8000df8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000df4:	2302      	movs	r3, #2
 8000df6:	e032      	b.n	8000e5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2224      	movs	r2, #36	@ 0x24
 8000e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f022 0201 	bic.w	r2, r2, #1
 8000e16:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000e26:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	6819      	ldr	r1, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	430a      	orrs	r2, r1
 8000e36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f042 0201 	orr.w	r2, r2, #1
 8000e46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	e000      	b.n	8000e5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000e5c:	2302      	movs	r3, #2
  }
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b085      	sub	sp, #20
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b20      	cmp	r3, #32
 8000e7e:	d139      	bne.n	8000ef4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d101      	bne.n	8000e8e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	e033      	b.n	8000ef6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2201      	movs	r2, #1
 8000e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2224      	movs	r2, #36	@ 0x24
 8000e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f022 0201 	bic.w	r2, r2, #1
 8000eac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000ebc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	021b      	lsls	r3, r3, #8
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	68fa      	ldr	r2, [r7, #12]
 8000ece:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f042 0201 	orr.w	r2, r2, #1
 8000ede:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2220      	movs	r2, #32
 8000ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e000      	b.n	8000ef6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000ef4:	2302      	movs	r3, #2
  }
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
	...

08000f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f14:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f24:	2301      	movs	r3, #1
 8000f26:	f001 b823 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f000 817d 	beq.w	800123a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f40:	4bbc      	ldr	r3, [pc, #752]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 030c 	and.w	r3, r3, #12
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d00c      	beq.n	8000f66 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f4c:	4bb9      	ldr	r3, [pc, #740]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 030c 	and.w	r3, r3, #12
 8000f54:	2b08      	cmp	r3, #8
 8000f56:	d15c      	bne.n	8001012 <HAL_RCC_OscConfig+0x10e>
 8000f58:	4bb6      	ldr	r3, [pc, #728]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f64:	d155      	bne.n	8001012 <HAL_RCC_OscConfig+0x10e>
 8000f66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f6a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f7a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7e:	fab3 f383 	clz	r3, r3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	095b      	lsrs	r3, r3, #5
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d102      	bne.n	8000f98 <HAL_RCC_OscConfig+0x94>
 8000f92:	4ba8      	ldr	r3, [pc, #672]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	e015      	b.n	8000fc4 <HAL_RCC_OscConfig+0xc0>
 8000f98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f9c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000fa4:	fa93 f3a3 	rbit	r3, r3
 8000fa8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fb0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000fb4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000fb8:	fa93 f3a3 	rbit	r3, r3
 8000fbc:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000fc0:	4b9c      	ldr	r3, [pc, #624]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8000fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fc8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000fcc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000fd0:	fa92 f2a2 	rbit	r2, r2
 8000fd4:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000fd8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000fdc:	fab2 f282 	clz	r2, r2
 8000fe0:	b2d2      	uxtb	r2, r2
 8000fe2:	f042 0220 	orr.w	r2, r2, #32
 8000fe6:	b2d2      	uxtb	r2, r2
 8000fe8:	f002 021f 	and.w	r2, r2, #31
 8000fec:	2101      	movs	r1, #1
 8000fee:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	f000 811f 	beq.w	8001238 <HAL_RCC_OscConfig+0x334>
 8000ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ffe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f040 8116 	bne.w	8001238 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	f000 bfaf 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001016:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001022:	d106      	bne.n	8001032 <HAL_RCC_OscConfig+0x12e>
 8001024:	4b83      	ldr	r3, [pc, #524]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a82      	ldr	r2, [pc, #520]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 800102a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	e036      	b.n	80010a0 <HAL_RCC_OscConfig+0x19c>
 8001032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001036:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d10c      	bne.n	800105c <HAL_RCC_OscConfig+0x158>
 8001042:	4b7c      	ldr	r3, [pc, #496]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a7b      	ldr	r2, [pc, #492]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	4b79      	ldr	r3, [pc, #484]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a78      	ldr	r2, [pc, #480]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001054:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001058:	6013      	str	r3, [r2, #0]
 800105a:	e021      	b.n	80010a0 <HAL_RCC_OscConfig+0x19c>
 800105c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001060:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800106c:	d10c      	bne.n	8001088 <HAL_RCC_OscConfig+0x184>
 800106e:	4b71      	ldr	r3, [pc, #452]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a70      	ldr	r2, [pc, #448]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001078:	6013      	str	r3, [r2, #0]
 800107a:	4b6e      	ldr	r3, [pc, #440]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a6d      	ldr	r2, [pc, #436]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001084:	6013      	str	r3, [r2, #0]
 8001086:	e00b      	b.n	80010a0 <HAL_RCC_OscConfig+0x19c>
 8001088:	4b6a      	ldr	r3, [pc, #424]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a69      	ldr	r2, [pc, #420]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 800108e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b67      	ldr	r3, [pc, #412]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a66      	ldr	r2, [pc, #408]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 800109a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800109e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010a0:	4b64      	ldr	r3, [pc, #400]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 80010a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010a4:	f023 020f 	bic.w	r2, r3, #15
 80010a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	495f      	ldr	r1, [pc, #380]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 80010b6:	4313      	orrs	r3, r2
 80010b8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d059      	beq.n	800117e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ca:	f7ff fb35 	bl	8000738 <HAL_GetTick>
 80010ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d2:	e00a      	b.n	80010ea <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010d4:	f7ff fb30 	bl	8000738 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b64      	cmp	r3, #100	@ 0x64
 80010e2:	d902      	bls.n	80010ea <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	f000 bf43 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 80010ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ee:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80010f6:	fa93 f3a3 	rbit	r3, r3
 80010fa:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80010fe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001102:	fab3 f383 	clz	r3, r3
 8001106:	b2db      	uxtb	r3, r3
 8001108:	095b      	lsrs	r3, r3, #5
 800110a:	b2db      	uxtb	r3, r3
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	b2db      	uxtb	r3, r3
 8001112:	2b01      	cmp	r3, #1
 8001114:	d102      	bne.n	800111c <HAL_RCC_OscConfig+0x218>
 8001116:	4b47      	ldr	r3, [pc, #284]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	e015      	b.n	8001148 <HAL_RCC_OscConfig+0x244>
 800111c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001120:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001124:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001128:	fa93 f3a3 	rbit	r3, r3
 800112c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001130:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001134:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001138:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800113c:	fa93 f3a3 	rbit	r3, r3
 8001140:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001144:	4b3b      	ldr	r3, [pc, #236]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 8001146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001148:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800114c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001150:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001154:	fa92 f2a2 	rbit	r2, r2
 8001158:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800115c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001160:	fab2 f282 	clz	r2, r2
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	f042 0220 	orr.w	r2, r2, #32
 800116a:	b2d2      	uxtb	r2, r2
 800116c:	f002 021f 	and.w	r2, r2, #31
 8001170:	2101      	movs	r1, #1
 8001172:	fa01 f202 	lsl.w	r2, r1, r2
 8001176:	4013      	ands	r3, r2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0ab      	beq.n	80010d4 <HAL_RCC_OscConfig+0x1d0>
 800117c:	e05d      	b.n	800123a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117e:	f7ff fadb 	bl	8000738 <HAL_GetTick>
 8001182:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001186:	e00a      	b.n	800119e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001188:	f7ff fad6 	bl	8000738 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b64      	cmp	r3, #100	@ 0x64
 8001196:	d902      	bls.n	800119e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	f000 bee9 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 800119e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011a2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80011aa:	fa93 f3a3 	rbit	r3, r3
 80011ae:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80011b2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011b6:	fab3 f383 	clz	r3, r3
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d102      	bne.n	80011d0 <HAL_RCC_OscConfig+0x2cc>
 80011ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	e015      	b.n	80011fc <HAL_RCC_OscConfig+0x2f8>
 80011d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011d4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80011e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011e8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80011ec:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80011f0:	fa93 f3a3 	rbit	r3, r3
 80011f4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80011f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <HAL_RCC_OscConfig+0x330>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001200:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001204:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001208:	fa92 f2a2 	rbit	r2, r2
 800120c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001210:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001214:	fab2 f282 	clz	r2, r2
 8001218:	b2d2      	uxtb	r2, r2
 800121a:	f042 0220 	orr.w	r2, r2, #32
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	f002 021f 	and.w	r2, r2, #31
 8001224:	2101      	movs	r1, #1
 8001226:	fa01 f202 	lsl.w	r2, r1, r2
 800122a:	4013      	ands	r3, r2
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1ab      	bne.n	8001188 <HAL_RCC_OscConfig+0x284>
 8001230:	e003      	b.n	800123a <HAL_RCC_OscConfig+0x336>
 8001232:	bf00      	nop
 8001234:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800123a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800123e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	f000 817d 	beq.w	800154a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001250:	4ba6      	ldr	r3, [pc, #664]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 030c 	and.w	r3, r3, #12
 8001258:	2b00      	cmp	r3, #0
 800125a:	d00b      	beq.n	8001274 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800125c:	4ba3      	ldr	r3, [pc, #652]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 030c 	and.w	r3, r3, #12
 8001264:	2b08      	cmp	r3, #8
 8001266:	d172      	bne.n	800134e <HAL_RCC_OscConfig+0x44a>
 8001268:	4ba0      	ldr	r3, [pc, #640]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d16c      	bne.n	800134e <HAL_RCC_OscConfig+0x44a>
 8001274:	2302      	movs	r3, #2
 8001276:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001286:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800128a:	fab3 f383 	clz	r3, r3
 800128e:	b2db      	uxtb	r3, r3
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d102      	bne.n	80012a4 <HAL_RCC_OscConfig+0x3a0>
 800129e:	4b93      	ldr	r3, [pc, #588]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	e013      	b.n	80012cc <HAL_RCC_OscConfig+0x3c8>
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80012b6:	2302      	movs	r3, #2
 80012b8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80012bc:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80012c8:	4b88      	ldr	r3, [pc, #544]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	2202      	movs	r2, #2
 80012ce:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80012d2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80012d6:	fa92 f2a2 	rbit	r2, r2
 80012da:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80012de:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80012e2:	fab2 f282 	clz	r2, r2
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	f042 0220 	orr.w	r2, r2, #32
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	f002 021f 	and.w	r2, r2, #31
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d00a      	beq.n	8001314 <HAL_RCC_OscConfig+0x410>
 80012fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001302:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d002      	beq.n	8001314 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	f000 be2e 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001314:	4b75      	ldr	r3, [pc, #468]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800131c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001320:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	21f8      	movs	r1, #248	@ 0xf8
 800132a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800132e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001332:	fa91 f1a1 	rbit	r1, r1
 8001336:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800133a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800133e:	fab1 f181 	clz	r1, r1
 8001342:	b2c9      	uxtb	r1, r1
 8001344:	408b      	lsls	r3, r1
 8001346:	4969      	ldr	r1, [pc, #420]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 8001348:	4313      	orrs	r3, r2
 800134a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134c:	e0fd      	b.n	800154a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800134e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001352:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	2b00      	cmp	r3, #0
 800135c:	f000 8088 	beq.w	8001470 <HAL_RCC_OscConfig+0x56c>
 8001360:	2301      	movs	r3, #1
 8001362:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800136a:	fa93 f3a3 	rbit	r3, r3
 800136e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001372:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001380:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	461a      	mov	r2, r3
 8001388:	2301      	movs	r3, #1
 800138a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff f9d4 	bl	8000738 <HAL_GetTick>
 8001390:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001394:	e00a      	b.n	80013ac <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001396:	f7ff f9cf 	bl	8000738 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d902      	bls.n	80013ac <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	f000 bde2 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 80013ac:	2302      	movs	r3, #2
 80013ae:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80013b6:	fa93 f3a3 	rbit	r3, r3
 80013ba:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80013be:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c2:	fab3 f383 	clz	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	095b      	lsrs	r3, r3, #5
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d102      	bne.n	80013dc <HAL_RCC_OscConfig+0x4d8>
 80013d6:	4b45      	ldr	r3, [pc, #276]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	e013      	b.n	8001404 <HAL_RCC_OscConfig+0x500>
 80013dc:	2302      	movs	r3, #2
 80013de:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80013e6:	fa93 f3a3 	rbit	r3, r3
 80013ea:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80013ee:	2302      	movs	r3, #2
 80013f0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80013f4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80013f8:	fa93 f3a3 	rbit	r3, r3
 80013fc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001400:	4b3a      	ldr	r3, [pc, #232]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 8001402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001404:	2202      	movs	r2, #2
 8001406:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800140a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800140e:	fa92 f2a2 	rbit	r2, r2
 8001412:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001416:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800141a:	fab2 f282 	clz	r2, r2
 800141e:	b2d2      	uxtb	r2, r2
 8001420:	f042 0220 	orr.w	r2, r2, #32
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	f002 021f 	and.w	r2, r2, #31
 800142a:	2101      	movs	r1, #1
 800142c:	fa01 f202 	lsl.w	r2, r1, r2
 8001430:	4013      	ands	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0af      	beq.n	8001396 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001436:	4b2d      	ldr	r3, [pc, #180]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800143e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001442:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	21f8      	movs	r1, #248	@ 0xf8
 800144c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001450:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001454:	fa91 f1a1 	rbit	r1, r1
 8001458:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800145c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001460:	fab1 f181 	clz	r1, r1
 8001464:	b2c9      	uxtb	r1, r1
 8001466:	408b      	lsls	r3, r1
 8001468:	4920      	ldr	r1, [pc, #128]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]
 800146e:	e06c      	b.n	800154a <HAL_RCC_OscConfig+0x646>
 8001470:	2301      	movs	r3, #1
 8001472:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800147a:	fa93 f3a3 	rbit	r3, r3
 800147e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001482:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001486:	fab3 f383 	clz	r3, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001490:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	461a      	mov	r2, r3
 8001498:	2300      	movs	r3, #0
 800149a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149c:	f7ff f94c 	bl	8000738 <HAL_GetTick>
 80014a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014a4:	e00a      	b.n	80014bc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a6:	f7ff f947 	bl	8000738 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d902      	bls.n	80014bc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	f000 bd5a 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 80014bc:	2302      	movs	r3, #2
 80014be:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80014c6:	fa93 f3a3 	rbit	r3, r3
 80014ca:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80014ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d2:	fab3 f383 	clz	r3, r3
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	095b      	lsrs	r3, r3, #5
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d104      	bne.n	80014f0 <HAL_RCC_OscConfig+0x5ec>
 80014e6:	4b01      	ldr	r3, [pc, #4]	@ (80014ec <HAL_RCC_OscConfig+0x5e8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	e015      	b.n	8001518 <HAL_RCC_OscConfig+0x614>
 80014ec:	40021000 	.word	0x40021000
 80014f0:	2302      	movs	r3, #2
 80014f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80014fa:	fa93 f3a3 	rbit	r3, r3
 80014fe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001502:	2302      	movs	r3, #2
 8001504:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001508:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800150c:	fa93 f3a3 	rbit	r3, r3
 8001510:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001514:	4bc8      	ldr	r3, [pc, #800]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 8001516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001518:	2202      	movs	r2, #2
 800151a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800151e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001522:	fa92 f2a2 	rbit	r2, r2
 8001526:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800152a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800152e:	fab2 f282 	clz	r2, r2
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	f042 0220 	orr.w	r2, r2, #32
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	f002 021f 	and.w	r2, r2, #31
 800153e:	2101      	movs	r1, #1
 8001540:	fa01 f202 	lsl.w	r2, r1, r2
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1ad      	bne.n	80014a6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800154a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800154e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 8110 	beq.w	8001780 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001564:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d079      	beq.n	8001664 <HAL_RCC_OscConfig+0x760>
 8001570:	2301      	movs	r3, #1
 8001572:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001576:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800157a:	fa93 f3a3 	rbit	r3, r3
 800157e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001582:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001586:	fab3 f383 	clz	r3, r3
 800158a:	b2db      	uxtb	r3, r3
 800158c:	461a      	mov	r2, r3
 800158e:	4bab      	ldr	r3, [pc, #684]	@ (800183c <HAL_RCC_OscConfig+0x938>)
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	461a      	mov	r2, r3
 8001596:	2301      	movs	r3, #1
 8001598:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159a:	f7ff f8cd 	bl	8000738 <HAL_GetTick>
 800159e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a2:	e00a      	b.n	80015ba <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015a4:	f7ff f8c8 	bl	8000738 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d902      	bls.n	80015ba <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	f000 bcdb 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 80015ba:	2302      	movs	r3, #2
 80015bc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80015c4:	fa93 f3a3 	rbit	r3, r3
 80015c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80015cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80015d4:	2202      	movs	r2, #2
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	fa93 f2a3 	rbit	r2, r3
 80015e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80015f8:	2202      	movs	r2, #2
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001600:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	fa93 f2a3 	rbit	r2, r3
 800160a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800160e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001612:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001614:	4b88      	ldr	r3, [pc, #544]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 8001616:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800161c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001620:	2102      	movs	r1, #2
 8001622:	6019      	str	r1, [r3, #0]
 8001624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001628:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	fa93 f1a3 	rbit	r1, r3
 8001632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001636:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800163a:	6019      	str	r1, [r3, #0]
  return result;
 800163c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001640:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	fab3 f383 	clz	r3, r3
 800164a:	b2db      	uxtb	r3, r3
 800164c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f003 031f 	and.w	r3, r3, #31
 8001656:	2101      	movs	r1, #1
 8001658:	fa01 f303 	lsl.w	r3, r1, r3
 800165c:	4013      	ands	r3, r2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0a0      	beq.n	80015a4 <HAL_RCC_OscConfig+0x6a0>
 8001662:	e08d      	b.n	8001780 <HAL_RCC_OscConfig+0x87c>
 8001664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001668:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001674:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	fa93 f2a3 	rbit	r2, r3
 800167e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001682:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001686:	601a      	str	r2, [r3, #0]
  return result;
 8001688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800168c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001690:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001692:	fab3 f383 	clz	r3, r3
 8001696:	b2db      	uxtb	r3, r3
 8001698:	461a      	mov	r2, r3
 800169a:	4b68      	ldr	r3, [pc, #416]	@ (800183c <HAL_RCC_OscConfig+0x938>)
 800169c:	4413      	add	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	461a      	mov	r2, r3
 80016a2:	2300      	movs	r3, #0
 80016a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a6:	f7ff f847 	bl	8000738 <HAL_GetTick>
 80016aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ae:	e00a      	b.n	80016c6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b0:	f7ff f842 	bl	8000738 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d902      	bls.n	80016c6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	f000 bc55 	b.w	8001f70 <HAL_RCC_OscConfig+0x106c>
 80016c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80016ce:	2202      	movs	r2, #2
 80016d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	fa93 f2a3 	rbit	r2, r3
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016f2:	2202      	movs	r2, #2
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	fa93 f2a3 	rbit	r2, r3
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001712:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800171e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	fa93 f2a3 	rbit	r2, r3
 8001728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800172c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001730:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001732:	4b41      	ldr	r3, [pc, #260]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 8001734:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800173e:	2102      	movs	r1, #2
 8001740:	6019      	str	r1, [r3, #0]
 8001742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001746:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	fa93 f1a3 	rbit	r1, r3
 8001750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001754:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001758:	6019      	str	r1, [r3, #0]
  return result;
 800175a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800175e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800176e:	b2db      	uxtb	r3, r3
 8001770:	f003 031f 	and.w	r3, r3, #31
 8001774:	2101      	movs	r1, #1
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d197      	bne.n	80016b0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001784:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	2b00      	cmp	r3, #0
 8001792:	f000 81a1 	beq.w	8001ad8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800179c:	4b26      	ldr	r3, [pc, #152]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d116      	bne.n	80017d6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017a8:	4b23      	ldr	r3, [pc, #140]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	4a22      	ldr	r2, [pc, #136]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 80017ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	61d3      	str	r3, [r2, #28]
 80017b4:	4b20      	ldr	r3, [pc, #128]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 80017b6:	69db      	ldr	r3, [r3, #28]
 80017b8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80017bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ca:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80017ce:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80017d0:	2301      	movs	r3, #1
 80017d2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <HAL_RCC_OscConfig+0x93c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d11a      	bne.n	8001818 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017e2:	4b17      	ldr	r3, [pc, #92]	@ (8001840 <HAL_RCC_OscConfig+0x93c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a16      	ldr	r2, [pc, #88]	@ (8001840 <HAL_RCC_OscConfig+0x93c>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ee:	f7fe ffa3 	bl	8000738 <HAL_GetTick>
 80017f2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f6:	e009      	b.n	800180c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017f8:	f7fe ff9e 	bl	8000738 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b64      	cmp	r3, #100	@ 0x64
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e3b1      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180c:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <HAL_RCC_OscConfig+0x93c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0ef      	beq.n	80017f8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d10d      	bne.n	8001844 <HAL_RCC_OscConfig+0x940>
 8001828:	4b03      	ldr	r3, [pc, #12]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 800182a:	6a1b      	ldr	r3, [r3, #32]
 800182c:	4a02      	ldr	r2, [pc, #8]	@ (8001838 <HAL_RCC_OscConfig+0x934>)
 800182e:	f043 0301 	orr.w	r3, r3, #1
 8001832:	6213      	str	r3, [r2, #32]
 8001834:	e03c      	b.n	80018b0 <HAL_RCC_OscConfig+0x9ac>
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000
 800183c:	10908120 	.word	0x10908120
 8001840:	40007000 	.word	0x40007000
 8001844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001848:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10c      	bne.n	800186e <HAL_RCC_OscConfig+0x96a>
 8001854:	4bc1      	ldr	r3, [pc, #772]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	4ac0      	ldr	r2, [pc, #768]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 800185a:	f023 0301 	bic.w	r3, r3, #1
 800185e:	6213      	str	r3, [r2, #32]
 8001860:	4bbe      	ldr	r3, [pc, #760]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	4abd      	ldr	r2, [pc, #756]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001866:	f023 0304 	bic.w	r3, r3, #4
 800186a:	6213      	str	r3, [r2, #32]
 800186c:	e020      	b.n	80018b0 <HAL_RCC_OscConfig+0x9ac>
 800186e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001872:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2b05      	cmp	r3, #5
 800187c:	d10c      	bne.n	8001898 <HAL_RCC_OscConfig+0x994>
 800187e:	4bb7      	ldr	r3, [pc, #732]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4ab6      	ldr	r2, [pc, #728]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6213      	str	r3, [r2, #32]
 800188a:	4bb4      	ldr	r3, [pc, #720]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	4ab3      	ldr	r2, [pc, #716]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	6213      	str	r3, [r2, #32]
 8001896:	e00b      	b.n	80018b0 <HAL_RCC_OscConfig+0x9ac>
 8001898:	4bb0      	ldr	r3, [pc, #704]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	4aaf      	ldr	r2, [pc, #700]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 800189e:	f023 0301 	bic.w	r3, r3, #1
 80018a2:	6213      	str	r3, [r2, #32]
 80018a4:	4bad      	ldr	r3, [pc, #692]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	4aac      	ldr	r2, [pc, #688]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 80018aa:	f023 0304 	bic.w	r3, r3, #4
 80018ae:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8081 	beq.w	80019c4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c2:	f7fe ff39 	bl	8000738 <HAL_GetTick>
 80018c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ca:	e00b      	b.n	80018e4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018cc:	f7fe ff34 	bl	8000738 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018dc:	4293      	cmp	r3, r2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e345      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
 80018e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018ec:	2202      	movs	r2, #2
 80018ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	fa93 f2a3 	rbit	r2, r3
 80018fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001902:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001910:	2202      	movs	r2, #2
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001918:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	fa93 f2a3 	rbit	r2, r3
 8001922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001926:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800192a:	601a      	str	r2, [r3, #0]
  return result;
 800192c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001930:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001934:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001936:	fab3 f383 	clz	r3, r3
 800193a:	b2db      	uxtb	r3, r3
 800193c:	095b      	lsrs	r3, r3, #5
 800193e:	b2db      	uxtb	r3, r3
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d102      	bne.n	8001950 <HAL_RCC_OscConfig+0xa4c>
 800194a:	4b84      	ldr	r3, [pc, #528]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 800194c:	6a1b      	ldr	r3, [r3, #32]
 800194e:	e013      	b.n	8001978 <HAL_RCC_OscConfig+0xa74>
 8001950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001954:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001958:	2202      	movs	r2, #2
 800195a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4b79      	ldr	r3, [pc, #484]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001978:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800197c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001980:	2102      	movs	r1, #2
 8001982:	6011      	str	r1, [r2, #0]
 8001984:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001988:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800198c:	6812      	ldr	r2, [r2, #0]
 800198e:	fa92 f1a2 	rbit	r1, r2
 8001992:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001996:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800199a:	6011      	str	r1, [r2, #0]
  return result;
 800199c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019a0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	fab2 f282 	clz	r2, r2
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	f002 021f 	and.w	r2, r2, #31
 80019b6:	2101      	movs	r1, #1
 80019b8:	fa01 f202 	lsl.w	r2, r1, r2
 80019bc:	4013      	ands	r3, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d084      	beq.n	80018cc <HAL_RCC_OscConfig+0x9c8>
 80019c2:	e07f      	b.n	8001ac4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c4:	f7fe feb8 	bl	8000738 <HAL_GetTick>
 80019c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019cc:	e00b      	b.n	80019e6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ce:	f7fe feb3 	bl	8000738 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e2c4      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
 80019e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ea:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80019ee:	2202      	movs	r2, #2
 80019f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	fa93 f2a3 	rbit	r2, r3
 8001a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a04:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001a12:	2202      	movs	r2, #2
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a1a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	fa93 f2a3 	rbit	r2, r3
 8001a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a28:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001a2c:	601a      	str	r2, [r3, #0]
  return result;
 8001a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a32:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001a36:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a38:	fab3 f383 	clz	r3, r3
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	f043 0302 	orr.w	r3, r3, #2
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d102      	bne.n	8001a52 <HAL_RCC_OscConfig+0xb4e>
 8001a4c:	4b43      	ldr	r3, [pc, #268]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	e013      	b.n	8001a7a <HAL_RCC_OscConfig+0xb76>
 8001a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a56:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a62:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	fa93 f2a3 	rbit	r2, r3
 8001a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a70:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	4b39      	ldr	r3, [pc, #228]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a7e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001a82:	2102      	movs	r1, #2
 8001a84:	6011      	str	r1, [r2, #0]
 8001a86:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a8a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001a8e:	6812      	ldr	r2, [r2, #0]
 8001a90:	fa92 f1a2 	rbit	r1, r2
 8001a94:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a98:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a9c:	6011      	str	r1, [r2, #0]
  return result;
 8001a9e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001aa2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001aa6:	6812      	ldr	r2, [r2, #0]
 8001aa8:	fab2 f282 	clz	r2, r2
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	f002 021f 	and.w	r2, r2, #31
 8001ab8:	2101      	movs	r1, #1
 8001aba:	fa01 f202 	lsl.w	r2, r1, r2
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d184      	bne.n	80019ce <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ac4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d105      	bne.n	8001ad8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001acc:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	4a22      	ldr	r2, [pc, #136]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001adc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 8242 	beq.w	8001f6e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aea:	4b1c      	ldr	r3, [pc, #112]	@ (8001b5c <HAL_RCC_OscConfig+0xc58>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f003 030c 	and.w	r3, r3, #12
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	f000 8213 	beq.w	8001f1e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	f040 8162 	bne.w	8001dce <HAL_RCC_OscConfig+0xeca>
 8001b0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001b12:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b1c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	fa93 f2a3 	rbit	r2, r3
 8001b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001b2e:	601a      	str	r2, [r3, #0]
  return result;
 8001b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b34:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001b38:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b3a:	fab3 f383 	clz	r3, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b44:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7fe fdf2 	bl	8000738 <HAL_GetTick>
 8001b54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b58:	e00c      	b.n	8001b74 <HAL_RCC_OscConfig+0xc70>
 8001b5a:	bf00      	nop
 8001b5c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b60:	f7fe fdea 	bl	8000738 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e1fd      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
 8001b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b78:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001b7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b86:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	fa93 f2a3 	rbit	r2, r3
 8001b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b94:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b98:	601a      	str	r2, [r3, #0]
  return result;
 8001b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ba2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba4:	fab3 f383 	clz	r3, r3
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d102      	bne.n	8001bbe <HAL_RCC_OscConfig+0xcba>
 8001bb8:	4bb0      	ldr	r3, [pc, #704]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	e027      	b.n	8001c0e <HAL_RCC_OscConfig+0xd0a>
 8001bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001bc6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	fa93 f2a3 	rbit	r2, r3
 8001bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bde:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001bec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	fa93 f2a3 	rbit	r2, r3
 8001c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c04:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	4b9c      	ldr	r3, [pc, #624]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c12:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001c16:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c1a:	6011      	str	r1, [r2, #0]
 8001c1c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c20:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	fa92 f1a2 	rbit	r1, r2
 8001c2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c2e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001c32:	6011      	str	r1, [r2, #0]
  return result;
 8001c34:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c38:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	fab2 f282 	clz	r2, r2
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	f042 0220 	orr.w	r2, r2, #32
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	f002 021f 	and.w	r2, r2, #31
 8001c4e:	2101      	movs	r1, #1
 8001c50:	fa01 f202 	lsl.w	r2, r1, r2
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d182      	bne.n	8001b60 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c5a:	4b88      	ldr	r3, [pc, #544]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	430b      	orrs	r3, r1
 8001c7c:	497f      	ldr	r1, [pc, #508]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
 8001c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c86:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c8a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c94:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	fa93 f2a3 	rbit	r2, r3
 8001c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ca2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001ca6:	601a      	str	r2, [r3, #0]
  return result;
 8001ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cac:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001cb0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb2:	fab3 f383 	clz	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cbc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7fe fd36 	bl	8000738 <HAL_GetTick>
 8001ccc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cd0:	e009      	b.n	8001ce6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7fe fd31 	bl	8000738 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e144      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
 8001ce6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cea:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001cee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cf2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	fa93 f2a3 	rbit	r2, r3
 8001d02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d06:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001d0a:	601a      	str	r2, [r3, #0]
  return result;
 8001d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d10:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001d14:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d16:	fab3 f383 	clz	r3, r3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	095b      	lsrs	r3, r3, #5
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d102      	bne.n	8001d30 <HAL_RCC_OscConfig+0xe2c>
 8001d2a:	4b54      	ldr	r3, [pc, #336]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	e027      	b.n	8001d80 <HAL_RCC_OscConfig+0xe7c>
 8001d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d34:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001d38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d42:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	fa93 f2a3 	rbit	r2, r3
 8001d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d50:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d5a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001d5e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d68:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	fa93 f2a3 	rbit	r2, r3
 8001d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d76:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d84:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001d88:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d8c:	6011      	str	r1, [r2, #0]
 8001d8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d92:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001d96:	6812      	ldr	r2, [r2, #0]
 8001d98:	fa92 f1a2 	rbit	r1, r2
 8001d9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001da0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001da4:	6011      	str	r1, [r2, #0]
  return result;
 8001da6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001daa:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	fab2 f282 	clz	r2, r2
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	f042 0220 	orr.w	r2, r2, #32
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	f002 021f 	and.w	r2, r2, #31
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d082      	beq.n	8001cd2 <HAL_RCC_OscConfig+0xdce>
 8001dcc:	e0cf      	b.n	8001f6e <HAL_RCC_OscConfig+0x106a>
 8001dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dd2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001dd6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001dda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	fa93 f2a3 	rbit	r2, r3
 8001dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001df2:	601a      	str	r2, [r3, #0]
  return result;
 8001df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001dfc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e08:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	461a      	mov	r2, r3
 8001e10:	2300      	movs	r3, #0
 8001e12:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7fe fc90 	bl	8000738 <HAL_GetTick>
 8001e18:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e1c:	e009      	b.n	8001e32 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e1e:	f7fe fc8b 	bl	8000738 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e09e      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
 8001e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e36:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001e3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e44:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	fa93 f2a3 	rbit	r2, r3
 8001e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e52:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001e56:	601a      	str	r2, [r3, #0]
  return result;
 8001e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e5c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001e60:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e62:	fab3 f383 	clz	r3, r3
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	095b      	lsrs	r3, r3, #5
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d104      	bne.n	8001e80 <HAL_RCC_OscConfig+0xf7c>
 8001e76:	4b01      	ldr	r3, [pc, #4]	@ (8001e7c <HAL_RCC_OscConfig+0xf78>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	e029      	b.n	8001ed0 <HAL_RCC_OscConfig+0xfcc>
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e84:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001e88:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e92:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	fa93 f2a3 	rbit	r2, r3
 8001e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eaa:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001eae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	fa93 f2a3 	rbit	r2, r3
 8001ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f7c <HAL_RCC_OscConfig+0x1078>)
 8001ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ed4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ed8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001edc:	6011      	str	r1, [r2, #0]
 8001ede:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ee2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	fa92 f1a2 	rbit	r1, r2
 8001eec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ef0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ef4:	6011      	str	r1, [r2, #0]
  return result;
 8001ef6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001efa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001efe:	6812      	ldr	r2, [r2, #0]
 8001f00:	fab2 f282 	clz	r2, r2
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	f042 0220 	orr.w	r2, r2, #32
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	f002 021f 	and.w	r2, r2, #31
 8001f10:	2101      	movs	r1, #1
 8001f12:	fa01 f202 	lsl.w	r2, r1, r2
 8001f16:	4013      	ands	r3, r2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d180      	bne.n	8001e1e <HAL_RCC_OscConfig+0xf1a>
 8001f1c:	e027      	b.n	8001f6e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e01e      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f32:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <HAL_RCC_OscConfig+0x1078>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f3a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001f3e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d10b      	bne.n	8001f6a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001f52:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001f56:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d001      	beq.n	8001f6e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000

08001f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b09e      	sub	sp, #120	@ 0x78
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e162      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f98:	4b90      	ldr	r3, [pc, #576]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d910      	bls.n	8001fc8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa6:	4b8d      	ldr	r3, [pc, #564]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f023 0207 	bic.w	r2, r3, #7
 8001fae:	498b      	ldr	r1, [pc, #556]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fb6:	4b89      	ldr	r3, [pc, #548]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d001      	beq.n	8001fc8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e14a      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d008      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fd4:	4b82      	ldr	r3, [pc, #520]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	497f      	ldr	r1, [pc, #508]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 80dc 	beq.w	80021ac <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d13c      	bne.n	8002076 <HAL_RCC_ClockConfig+0xf6>
 8001ffc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002000:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002002:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002004:	fa93 f3a3 	rbit	r3, r3
 8002008:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800200a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200c:	fab3 f383 	clz	r3, r3
 8002010:	b2db      	uxtb	r3, r3
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	b2db      	uxtb	r3, r3
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b01      	cmp	r3, #1
 800201e:	d102      	bne.n	8002026 <HAL_RCC_ClockConfig+0xa6>
 8002020:	4b6f      	ldr	r3, [pc, #444]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	e00f      	b.n	8002046 <HAL_RCC_ClockConfig+0xc6>
 8002026:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800202a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	667b      	str	r3, [r7, #100]	@ 0x64
 8002034:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002038:	663b      	str	r3, [r7, #96]	@ 0x60
 800203a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800203c:	fa93 f3a3 	rbit	r3, r3
 8002040:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002042:	4b67      	ldr	r3, [pc, #412]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800204a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800204c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800204e:	fa92 f2a2 	rbit	r2, r2
 8002052:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002054:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002056:	fab2 f282 	clz	r2, r2
 800205a:	b2d2      	uxtb	r2, r2
 800205c:	f042 0220 	orr.w	r2, r2, #32
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	f002 021f 	and.w	r2, r2, #31
 8002066:	2101      	movs	r1, #1
 8002068:	fa01 f202 	lsl.w	r2, r1, r2
 800206c:	4013      	ands	r3, r2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d17b      	bne.n	800216a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e0f3      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d13c      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x178>
 800207e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002082:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800208c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208e:	fab3 f383 	clz	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	095b      	lsrs	r3, r3, #5
 8002096:	b2db      	uxtb	r3, r3
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d102      	bne.n	80020a8 <HAL_RCC_ClockConfig+0x128>
 80020a2:	4b4f      	ldr	r3, [pc, #316]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	e00f      	b.n	80020c8 <HAL_RCC_ClockConfig+0x148>
 80020a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80020b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80020bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020c4:	4b46      	ldr	r3, [pc, #280]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020cc:	63ba      	str	r2, [r7, #56]	@ 0x38
 80020ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80020d0:	fa92 f2a2 	rbit	r2, r2
 80020d4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80020d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020d8:	fab2 f282 	clz	r2, r2
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	f042 0220 	orr.w	r2, r2, #32
 80020e2:	b2d2      	uxtb	r2, r2
 80020e4:	f002 021f 	and.w	r2, r2, #31
 80020e8:	2101      	movs	r1, #1
 80020ea:	fa01 f202 	lsl.w	r2, r1, r2
 80020ee:	4013      	ands	r3, r2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d13a      	bne.n	800216a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0b2      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
 80020f8:	2302      	movs	r3, #2
 80020fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020fe:	fa93 f3a3 	rbit	r3, r3
 8002102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	095b      	lsrs	r3, r3, #5
 800210e:	b2db      	uxtb	r3, r3
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b01      	cmp	r3, #1
 8002118:	d102      	bne.n	8002120 <HAL_RCC_ClockConfig+0x1a0>
 800211a:	4b31      	ldr	r3, [pc, #196]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	e00d      	b.n	800213c <HAL_RCC_ClockConfig+0x1bc>
 8002120:	2302      	movs	r3, #2
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002126:	fa93 f3a3 	rbit	r3, r3
 800212a:	627b      	str	r3, [r7, #36]	@ 0x24
 800212c:	2302      	movs	r3, #2
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	fa93 f3a3 	rbit	r3, r3
 8002136:	61fb      	str	r3, [r7, #28]
 8002138:	4b29      	ldr	r3, [pc, #164]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	2202      	movs	r2, #2
 800213e:	61ba      	str	r2, [r7, #24]
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	fa92 f2a2 	rbit	r2, r2
 8002146:	617a      	str	r2, [r7, #20]
  return result;
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	fab2 f282 	clz	r2, r2
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	f042 0220 	orr.w	r2, r2, #32
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	f002 021f 	and.w	r2, r2, #31
 800215a:	2101      	movs	r1, #1
 800215c:	fa01 f202 	lsl.w	r2, r1, r2
 8002160:	4013      	ands	r3, r2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e079      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800216a:	4b1d      	ldr	r3, [pc, #116]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f023 0203 	bic.w	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	491a      	ldr	r1, [pc, #104]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800217c:	f7fe fadc 	bl	8000738 <HAL_GetTick>
 8002180:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002182:	e00a      	b.n	800219a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002184:	f7fe fad8 	bl	8000738 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002192:	4293      	cmp	r3, r2
 8002194:	d901      	bls.n	800219a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e061      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <HAL_RCC_ClockConfig+0x260>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 020c 	and.w	r2, r3, #12
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d1eb      	bne.n	8002184 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d214      	bcs.n	80021e4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 0207 	bic.w	r2, r3, #7
 80021c2:	4906      	ldr	r1, [pc, #24]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <HAL_RCC_ClockConfig+0x25c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d005      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e040      	b.n	800225e <HAL_RCC_ClockConfig+0x2de>
 80021dc:	40022000 	.word	0x40022000
 80021e0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d008      	beq.n	8002202 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <HAL_RCC_ClockConfig+0x2e8>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	491a      	ldr	r1, [pc, #104]	@ (8002268 <HAL_RCC_ClockConfig+0x2e8>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b00      	cmp	r3, #0
 800220c:	d009      	beq.n	8002222 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800220e:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <HAL_RCC_ClockConfig+0x2e8>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	4912      	ldr	r1, [pc, #72]	@ (8002268 <HAL_RCC_ClockConfig+0x2e8>)
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002222:	f000 f829 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 8002226:	4601      	mov	r1, r0
 8002228:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <HAL_RCC_ClockConfig+0x2e8>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002230:	22f0      	movs	r2, #240	@ 0xf0
 8002232:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	fa92 f2a2 	rbit	r2, r2
 800223a:	60fa      	str	r2, [r7, #12]
  return result;
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	fab2 f282 	clz	r2, r2
 8002242:	b2d2      	uxtb	r2, r2
 8002244:	40d3      	lsrs	r3, r2
 8002246:	4a09      	ldr	r2, [pc, #36]	@ (800226c <HAL_RCC_ClockConfig+0x2ec>)
 8002248:	5cd3      	ldrb	r3, [r2, r3]
 800224a:	fa21 f303 	lsr.w	r3, r1, r3
 800224e:	4a08      	ldr	r2, [pc, #32]	@ (8002270 <HAL_RCC_ClockConfig+0x2f0>)
 8002250:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002252:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <HAL_RCC_ClockConfig+0x2f4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe fa2a 	bl	80006b0 <HAL_InitTick>
  
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3778      	adds	r7, #120	@ 0x78
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	08002e94 	.word	0x08002e94
 8002270:	20000000 	.word	0x20000000
 8002274:	20000004 	.word	0x20000004

08002278 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002278:	b480      	push	{r7}
 800227a:	b087      	sub	sp, #28
 800227c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002292:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <HAL_RCC_GetSysClockFreq+0x94>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d002      	beq.n	80022a8 <HAL_RCC_GetSysClockFreq+0x30>
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d003      	beq.n	80022ae <HAL_RCC_GetSysClockFreq+0x36>
 80022a6:	e026      	b.n	80022f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022a8:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x98>)
 80022aa:	613b      	str	r3, [r7, #16]
      break;
 80022ac:	e026      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	0c9b      	lsrs	r3, r3, #18
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	4a17      	ldr	r2, [pc, #92]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x9c>)
 80022b8:	5cd3      	ldrb	r3, [r2, r3]
 80022ba:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <HAL_RCC_GetSysClockFreq+0x94>)
 80022be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	4a14      	ldr	r2, [pc, #80]	@ (8002318 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d008      	beq.n	80022e6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80022d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x98>)
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	e004      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a0c      	ldr	r2, [pc, #48]	@ (800231c <HAL_RCC_GetSysClockFreq+0xa4>)
 80022ea:	fb02 f303 	mul.w	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
      break;
 80022f4:	e002      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x98>)
 80022f8:	613b      	str	r3, [r7, #16]
      break;
 80022fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022fc:	693b      	ldr	r3, [r7, #16]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	371c      	adds	r7, #28
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000
 8002310:	007a1200 	.word	0x007a1200
 8002314:	08002eac 	.word	0x08002eac
 8002318:	08002ebc 	.word	0x08002ebc
 800231c:	003d0900 	.word	0x003d0900

08002320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <HAL_RCC_GetHCLKFreq+0x14>)
 8002326:	681b      	ldr	r3, [r3, #0]
}
 8002328:	4618      	mov	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000000 	.word	0x20000000

08002338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800233e:	f7ff ffef 	bl	8002320 <HAL_RCC_GetHCLKFreq>
 8002342:	4601      	mov	r1, r0
 8002344:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800234c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002350:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	fa92 f2a2 	rbit	r2, r2
 8002358:	603a      	str	r2, [r7, #0]
  return result;
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	fab2 f282 	clz	r2, r2
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	40d3      	lsrs	r3, r2
 8002364:	4a04      	ldr	r2, [pc, #16]	@ (8002378 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002366:	5cd3      	ldrb	r3, [r2, r3]
 8002368:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800236c:	4618      	mov	r0, r3
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40021000 	.word	0x40021000
 8002378:	08002ea4 	.word	0x08002ea4

0800237c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002382:	f7ff ffcd 	bl	8002320 <HAL_RCC_GetHCLKFreq>
 8002386:	4601      	mov	r1, r0
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002390:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002394:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	fa92 f2a2 	rbit	r2, r2
 800239c:	603a      	str	r2, [r7, #0]
  return result;
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	fab2 f282 	clz	r2, r2
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	40d3      	lsrs	r3, r2
 80023a8:	4a04      	ldr	r2, [pc, #16]	@ (80023bc <HAL_RCC_GetPCLK2Freq+0x40>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40021000 	.word	0x40021000
 80023bc:	08002ea4 	.word	0x08002ea4

080023c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b092      	sub	sp, #72	@ 0x48
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80023d0:	2300      	movs	r3, #0
 80023d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 80d4 	beq.w	800258c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10e      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023fa:	61d3      	str	r3, [r2, #28]
 80023fc:	4b48      	ldr	r3, [pc, #288]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002408:	2301      	movs	r3, #1
 800240a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240e:	4b45      	ldr	r3, [pc, #276]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002416:	2b00      	cmp	r3, #0
 8002418:	d118      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800241a:	4b42      	ldr	r3, [pc, #264]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a41      	ldr	r2, [pc, #260]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002424:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002426:	f7fe f987 	bl	8000738 <HAL_GetTick>
 800242a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	e008      	b.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242e:	f7fe f983 	bl	8000738 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b64      	cmp	r3, #100	@ 0x64
 800243a:	d901      	bls.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e14b      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002440:	4b38      	ldr	r3, [pc, #224]	@ (8002524 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800244c:	4b34      	ldr	r3, [pc, #208]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002454:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 8084 	beq.w	8002566 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002466:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002468:	429a      	cmp	r2, r3
 800246a:	d07c      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800246c:	4b2c      	ldr	r3, [pc, #176]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002474:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002476:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800247a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800247e:	fa93 f3a3 	rbit	r3, r3
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	4b26      	ldr	r3, [pc, #152]	@ (8002528 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002490:	4413      	add	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	461a      	mov	r2, r3
 8002496:	2301      	movs	r3, #1
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800249e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024a2:	fa93 f3a3 	rbit	r3, r3
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80024a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024aa:	fab3 f383 	clz	r3, r3
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	461a      	mov	r2, r3
 80024b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002528 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80024b4:	4413      	add	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	461a      	mov	r2, r3
 80024ba:	2300      	movs	r3, #0
 80024bc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80024be:	4a18      	ldr	r2, [pc, #96]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024c2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80024c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d04b      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ce:	f7fe f933 	bl	8000738 <HAL_GetTick>
 80024d2:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d4:	e00a      	b.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d6:	f7fe f92f 	bl	8000738 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d901      	bls.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e0f5      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80024ec:	2302      	movs	r3, #2
 80024ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f2:	fa93 f3a3 	rbit	r3, r3
 80024f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f8:	2302      	movs	r3, #2
 80024fa:	623b      	str	r3, [r7, #32]
 80024fc:	6a3b      	ldr	r3, [r7, #32]
 80024fe:	fa93 f3a3 	rbit	r3, r3
 8002502:	61fb      	str	r3, [r7, #28]
  return result;
 8002504:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	095b      	lsrs	r3, r3, #5
 800250e:	b2db      	uxtb	r3, r3
 8002510:	f043 0302 	orr.w	r3, r3, #2
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d108      	bne.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800251a:	4b01      	ldr	r3, [pc, #4]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	e00d      	b.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002520:	40021000 	.word	0x40021000
 8002524:	40007000 	.word	0x40007000
 8002528:	10908100 	.word	0x10908100
 800252c:	2302      	movs	r3, #2
 800252e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	4b69      	ldr	r3, [pc, #420]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800253a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253c:	2202      	movs	r2, #2
 800253e:	613a      	str	r2, [r7, #16]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	fa92 f2a2 	rbit	r2, r2
 8002546:	60fa      	str	r2, [r7, #12]
  return result;
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	fab2 f282 	clz	r2, r2
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	f002 021f 	and.w	r2, r2, #31
 800255a:	2101      	movs	r1, #1
 800255c:	fa01 f202 	lsl.w	r2, r1, r2
 8002560:	4013      	ands	r3, r2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0b7      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002566:	4b5e      	ldr	r3, [pc, #376]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	495b      	ldr	r1, [pc, #364]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002574:	4313      	orrs	r3, r2
 8002576:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002578:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800257c:	2b01      	cmp	r3, #1
 800257e:	d105      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002580:	4b57      	ldr	r3, [pc, #348]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	4a56      	ldr	r2, [pc, #344]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002586:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800258a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d008      	beq.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002598:	4b51      	ldr	r3, [pc, #324]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800259a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259c:	f023 0203 	bic.w	r2, r3, #3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	494e      	ldr	r1, [pc, #312]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0320 	and.w	r3, r3, #32
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d008      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025b6:	4b4a      	ldr	r3, [pc, #296]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	f023 0210 	bic.w	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	4947      	ldr	r1, [pc, #284]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d008      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80025d4:	4b42      	ldr	r3, [pc, #264]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e0:	493f      	ldr	r1, [pc, #252]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d008      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025f2:	4b3b      	ldr	r3, [pc, #236]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	f023 0220 	bic.w	r2, r3, #32
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	4938      	ldr	r1, [pc, #224]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002600:	4313      	orrs	r3, r2
 8002602:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d008      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002610:	4b33      	ldr	r3, [pc, #204]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002614:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	4930      	ldr	r1, [pc, #192]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800261e:	4313      	orrs	r3, r2
 8002620:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800262a:	2b00      	cmp	r3, #0
 800262c:	d008      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800262e:	4b2c      	ldr	r3, [pc, #176]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	4929      	ldr	r1, [pc, #164]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800263c:	4313      	orrs	r3, r2
 800263e:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 800264c:	4b24      	ldr	r3, [pc, #144]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800264e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002650:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4921      	ldr	r1, [pc, #132]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800265a:	4313      	orrs	r3, r2
 800265c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d008      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800266a:	4b1d      	ldr	r3, [pc, #116]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	491a      	ldr	r1, [pc, #104]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002678:	4313      	orrs	r3, r2
 800267a:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d008      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002688:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002694:	4912      	ldr	r1, [pc, #72]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002696:	4313      	orrs	r3, r2
 8002698:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d008      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b2:	490b      	ldr	r1, [pc, #44]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d008      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	4903      	ldr	r1, [pc, #12]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3748      	adds	r7, #72	@ 0x48
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000

080026e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e040      	b.n	8002778 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d106      	bne.n	800270c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f7fd ff00 	bl	800050c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	@ 0x24
 8002710:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0201 	bic.w	r2, r2, #1
 8002720:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f95e 	bl	80029ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 f825 	bl	8002780 <UART_SetConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e01b      	b.n	8002778 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800274e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800275e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0201 	orr.w	r2, r2, #1
 800276e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 f9dd 	bl	8002b30 <UART_CheckIdleState>
 8002776:	4603      	mov	r3, r0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	431a      	orrs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	4b8a      	ldr	r3, [pc, #552]	@ (80029d4 <UART_SetConfig+0x254>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	6979      	ldr	r1, [r7, #20]
 80027b4:	430b      	orrs	r3, r1
 80027b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	4313      	orrs	r3, r2
 80027dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	430a      	orrs	r2, r1
 80027f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a78      	ldr	r2, [pc, #480]	@ (80029d8 <UART_SetConfig+0x258>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d120      	bne.n	800283e <UART_SetConfig+0xbe>
 80027fc:	4b77      	ldr	r3, [pc, #476]	@ (80029dc <UART_SetConfig+0x25c>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	2b03      	cmp	r3, #3
 8002806:	d817      	bhi.n	8002838 <UART_SetConfig+0xb8>
 8002808:	a201      	add	r2, pc, #4	@ (adr r2, 8002810 <UART_SetConfig+0x90>)
 800280a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280e:	bf00      	nop
 8002810:	08002821 	.word	0x08002821
 8002814:	0800282d 	.word	0x0800282d
 8002818:	08002833 	.word	0x08002833
 800281c:	08002827 	.word	0x08002827
 8002820:	2300      	movs	r3, #0
 8002822:	77fb      	strb	r3, [r7, #31]
 8002824:	e01d      	b.n	8002862 <UART_SetConfig+0xe2>
 8002826:	2302      	movs	r3, #2
 8002828:	77fb      	strb	r3, [r7, #31]
 800282a:	e01a      	b.n	8002862 <UART_SetConfig+0xe2>
 800282c:	2304      	movs	r3, #4
 800282e:	77fb      	strb	r3, [r7, #31]
 8002830:	e017      	b.n	8002862 <UART_SetConfig+0xe2>
 8002832:	2308      	movs	r3, #8
 8002834:	77fb      	strb	r3, [r7, #31]
 8002836:	e014      	b.n	8002862 <UART_SetConfig+0xe2>
 8002838:	2310      	movs	r3, #16
 800283a:	77fb      	strb	r3, [r7, #31]
 800283c:	e011      	b.n	8002862 <UART_SetConfig+0xe2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a67      	ldr	r2, [pc, #412]	@ (80029e0 <UART_SetConfig+0x260>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d102      	bne.n	800284e <UART_SetConfig+0xce>
 8002848:	2300      	movs	r3, #0
 800284a:	77fb      	strb	r3, [r7, #31]
 800284c:	e009      	b.n	8002862 <UART_SetConfig+0xe2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a64      	ldr	r2, [pc, #400]	@ (80029e4 <UART_SetConfig+0x264>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d102      	bne.n	800285e <UART_SetConfig+0xde>
 8002858:	2300      	movs	r3, #0
 800285a:	77fb      	strb	r3, [r7, #31]
 800285c:	e001      	b.n	8002862 <UART_SetConfig+0xe2>
 800285e:	2310      	movs	r3, #16
 8002860:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800286a:	d15a      	bne.n	8002922 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800286c:	7ffb      	ldrb	r3, [r7, #31]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d827      	bhi.n	80028c2 <UART_SetConfig+0x142>
 8002872:	a201      	add	r2, pc, #4	@ (adr r2, 8002878 <UART_SetConfig+0xf8>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	0800289d 	.word	0x0800289d
 800287c:	080028a5 	.word	0x080028a5
 8002880:	080028ad 	.word	0x080028ad
 8002884:	080028c3 	.word	0x080028c3
 8002888:	080028b3 	.word	0x080028b3
 800288c:	080028c3 	.word	0x080028c3
 8002890:	080028c3 	.word	0x080028c3
 8002894:	080028c3 	.word	0x080028c3
 8002898:	080028bb 	.word	0x080028bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800289c:	f7ff fd4c 	bl	8002338 <HAL_RCC_GetPCLK1Freq>
 80028a0:	61b8      	str	r0, [r7, #24]
        break;
 80028a2:	e013      	b.n	80028cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028a4:	f7ff fd6a 	bl	800237c <HAL_RCC_GetPCLK2Freq>
 80028a8:	61b8      	str	r0, [r7, #24]
        break;
 80028aa:	e00f      	b.n	80028cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028ac:	4b4e      	ldr	r3, [pc, #312]	@ (80029e8 <UART_SetConfig+0x268>)
 80028ae:	61bb      	str	r3, [r7, #24]
        break;
 80028b0:	e00c      	b.n	80028cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028b2:	f7ff fce1 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 80028b6:	61b8      	str	r0, [r7, #24]
        break;
 80028b8:	e008      	b.n	80028cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028be:	61bb      	str	r3, [r7, #24]
        break;
 80028c0:	e004      	b.n	80028cc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	77bb      	strb	r3, [r7, #30]
        break;
 80028ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d074      	beq.n	80029bc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	005a      	lsls	r2, r3, #1
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	085b      	lsrs	r3, r3, #1
 80028dc:	441a      	add	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b0f      	cmp	r3, #15
 80028ec:	d916      	bls.n	800291c <UART_SetConfig+0x19c>
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028f4:	d212      	bcs.n	800291c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	f023 030f 	bic.w	r3, r3, #15
 80028fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	085b      	lsrs	r3, r3, #1
 8002904:	b29b      	uxth	r3, r3
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	b29a      	uxth	r2, r3
 800290c:	89fb      	ldrh	r3, [r7, #14]
 800290e:	4313      	orrs	r3, r2
 8002910:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	89fa      	ldrh	r2, [r7, #14]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	e04f      	b.n	80029bc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	77bb      	strb	r3, [r7, #30]
 8002920:	e04c      	b.n	80029bc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002922:	7ffb      	ldrb	r3, [r7, #31]
 8002924:	2b08      	cmp	r3, #8
 8002926:	d828      	bhi.n	800297a <UART_SetConfig+0x1fa>
 8002928:	a201      	add	r2, pc, #4	@ (adr r2, 8002930 <UART_SetConfig+0x1b0>)
 800292a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292e:	bf00      	nop
 8002930:	08002955 	.word	0x08002955
 8002934:	0800295d 	.word	0x0800295d
 8002938:	08002965 	.word	0x08002965
 800293c:	0800297b 	.word	0x0800297b
 8002940:	0800296b 	.word	0x0800296b
 8002944:	0800297b 	.word	0x0800297b
 8002948:	0800297b 	.word	0x0800297b
 800294c:	0800297b 	.word	0x0800297b
 8002950:	08002973 	.word	0x08002973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002954:	f7ff fcf0 	bl	8002338 <HAL_RCC_GetPCLK1Freq>
 8002958:	61b8      	str	r0, [r7, #24]
        break;
 800295a:	e013      	b.n	8002984 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800295c:	f7ff fd0e 	bl	800237c <HAL_RCC_GetPCLK2Freq>
 8002960:	61b8      	str	r0, [r7, #24]
        break;
 8002962:	e00f      	b.n	8002984 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <UART_SetConfig+0x268>)
 8002966:	61bb      	str	r3, [r7, #24]
        break;
 8002968:	e00c      	b.n	8002984 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800296a:	f7ff fc85 	bl	8002278 <HAL_RCC_GetSysClockFreq>
 800296e:	61b8      	str	r0, [r7, #24]
        break;
 8002970:	e008      	b.n	8002984 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002976:	61bb      	str	r3, [r7, #24]
        break;
 8002978:	e004      	b.n	8002984 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	77bb      	strb	r3, [r7, #30]
        break;
 8002982:	bf00      	nop
    }

    if (pclk != 0U)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d018      	beq.n	80029bc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	085a      	lsrs	r2, r3, #1
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	441a      	add	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	fbb2 f3f3 	udiv	r3, r2, r3
 800299c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	2b0f      	cmp	r3, #15
 80029a2:	d909      	bls.n	80029b8 <UART_SetConfig+0x238>
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029aa:	d205      	bcs.n	80029b8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	60da      	str	r2, [r3, #12]
 80029b6:	e001      	b.n	80029bc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80029c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	efff69f3 	.word	0xefff69f3
 80029d8:	40013800 	.word	0x40013800
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40004400 	.word	0x40004400
 80029e4:	40004800 	.word	0x40004800
 80029e8:	007a1200 	.word	0x007a1200

080029ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f8:	f003 0308 	and.w	r3, r3, #8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00a      	beq.n	8002a16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00a      	beq.n	8002a7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a80:	f003 0310 	and.w	r3, r3, #16
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00a      	beq.n	8002a9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00a      	beq.n	8002ac0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d01a      	beq.n	8002b02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002aea:	d10a      	bne.n	8002b02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	430a      	orrs	r2, r1
 8002b00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	605a      	str	r2, [r3, #4]
  }
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b098      	sub	sp, #96	@ 0x60
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b40:	f7fd fdfa 	bl	8000738 <HAL_GetTick>
 8002b44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d12e      	bne.n	8002bb2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f88c 	bl	8002c80 <UART_WaitOnFlagUntilTimeout>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d021      	beq.n	8002bb2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b76:	e853 3f00 	ldrex	r3, [r3]
 8002b7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b82:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b94:	e841 2300 	strex	r3, r2, [r1]
 8002b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1e6      	bne.n	8002b6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e062      	b.n	8002c78 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d149      	bne.n	8002c54 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f856 	bl	8002c80 <UART_WaitOnFlagUntilTimeout>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d03c      	beq.n	8002c54 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	e853 3f00 	ldrex	r3, [r3]
 8002be6:	623b      	str	r3, [r7, #32]
   return(result);
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c00:	e841 2300 	strex	r3, r2, [r1]
 8002c04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1e6      	bne.n	8002bda <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3308      	adds	r3, #8
 8002c12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	e853 3f00 	ldrex	r3, [r3]
 8002c1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f023 0301 	bic.w	r3, r3, #1
 8002c22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	3308      	adds	r3, #8
 8002c2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c2c:	61fa      	str	r2, [r7, #28]
 8002c2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c30:	69b9      	ldr	r1, [r7, #24]
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	e841 2300 	strex	r3, r2, [r1]
 8002c38:	617b      	str	r3, [r7, #20]
   return(result);
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1e5      	bne.n	8002c0c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e011      	b.n	8002c78 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2220      	movs	r2, #32
 8002c58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3758      	adds	r7, #88	@ 0x58
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c90:	e04f      	b.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c98:	d04b      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9a:	f7fd fd4d 	bl	8000738 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d302      	bcc.n	8002cb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e04e      	b.n	8002d52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d037      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b80      	cmp	r3, #128	@ 0x80
 8002cc6:	d034      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b40      	cmp	r3, #64	@ 0x40
 8002ccc:	d031      	beq.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	f003 0308 	and.w	r3, r3, #8
 8002cd8:	2b08      	cmp	r3, #8
 8002cda:	d110      	bne.n	8002cfe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2208      	movs	r2, #8
 8002ce2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 f838 	bl	8002d5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2208      	movs	r2, #8
 8002cee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e029      	b.n	8002d52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d0c:	d111      	bne.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 f81e 	bl	8002d5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e00f      	b.n	8002d52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69da      	ldr	r2, [r3, #28]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	bf0c      	ite	eq
 8002d42:	2301      	moveq	r3, #1
 8002d44:	2300      	movne	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	461a      	mov	r2, r3
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d0a0      	beq.n	8002c92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b095      	sub	sp, #84	@ 0x54
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d6a:	e853 3f00 	ldrex	r3, [r3]
 8002d6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d80:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d88:	e841 2300 	strex	r3, r2, [r1]
 8002d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1e6      	bne.n	8002d62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	3308      	adds	r3, #8
 8002d9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	e853 3f00 	ldrex	r3, [r3]
 8002da2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f023 0301 	bic.w	r3, r3, #1
 8002daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	3308      	adds	r3, #8
 8002db2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002db4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dbc:	e841 2300 	strex	r3, r2, [r1]
 8002dc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1e5      	bne.n	8002d94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d118      	bne.n	8002e02 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	e853 3f00 	ldrex	r3, [r3]
 8002ddc:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f023 0310 	bic.w	r3, r3, #16
 8002de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	461a      	mov	r2, r3
 8002dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dee:	61bb      	str	r3, [r7, #24]
 8002df0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df2:	6979      	ldr	r1, [r7, #20]
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	e841 2300 	strex	r3, r2, [r1]
 8002dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1e6      	bne.n	8002dd0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e16:	bf00      	nop
 8002e18:	3754      	adds	r7, #84	@ 0x54
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <memset>:
 8002e22:	4402      	add	r2, r0
 8002e24:	4603      	mov	r3, r0
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d100      	bne.n	8002e2c <memset+0xa>
 8002e2a:	4770      	bx	lr
 8002e2c:	f803 1b01 	strb.w	r1, [r3], #1
 8002e30:	e7f9      	b.n	8002e26 <memset+0x4>
	...

08002e34 <__libc_init_array>:
 8002e34:	b570      	push	{r4, r5, r6, lr}
 8002e36:	4d0d      	ldr	r5, [pc, #52]	@ (8002e6c <__libc_init_array+0x38>)
 8002e38:	4c0d      	ldr	r4, [pc, #52]	@ (8002e70 <__libc_init_array+0x3c>)
 8002e3a:	1b64      	subs	r4, r4, r5
 8002e3c:	10a4      	asrs	r4, r4, #2
 8002e3e:	2600      	movs	r6, #0
 8002e40:	42a6      	cmp	r6, r4
 8002e42:	d109      	bne.n	8002e58 <__libc_init_array+0x24>
 8002e44:	4d0b      	ldr	r5, [pc, #44]	@ (8002e74 <__libc_init_array+0x40>)
 8002e46:	4c0c      	ldr	r4, [pc, #48]	@ (8002e78 <__libc_init_array+0x44>)
 8002e48:	f000 f818 	bl	8002e7c <_init>
 8002e4c:	1b64      	subs	r4, r4, r5
 8002e4e:	10a4      	asrs	r4, r4, #2
 8002e50:	2600      	movs	r6, #0
 8002e52:	42a6      	cmp	r6, r4
 8002e54:	d105      	bne.n	8002e62 <__libc_init_array+0x2e>
 8002e56:	bd70      	pop	{r4, r5, r6, pc}
 8002e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e5c:	4798      	blx	r3
 8002e5e:	3601      	adds	r6, #1
 8002e60:	e7ee      	b.n	8002e40 <__libc_init_array+0xc>
 8002e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e66:	4798      	blx	r3
 8002e68:	3601      	adds	r6, #1
 8002e6a:	e7f2      	b.n	8002e52 <__libc_init_array+0x1e>
 8002e6c:	08002ecc 	.word	0x08002ecc
 8002e70:	08002ecc 	.word	0x08002ecc
 8002e74:	08002ecc 	.word	0x08002ecc
 8002e78:	08002ed0 	.word	0x08002ed0

08002e7c <_init>:
 8002e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7e:	bf00      	nop
 8002e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e82:	bc08      	pop	{r3}
 8002e84:	469e      	mov	lr, r3
 8002e86:	4770      	bx	lr

08002e88 <_fini>:
 8002e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8a:	bf00      	nop
 8002e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8e:	bc08      	pop	{r3}
 8002e90:	469e      	mov	lr, r3
 8002e92:	4770      	bx	lr
