0.7
2020.2
Nov  8 2024
22:36:55
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/alu_sign_extend_tb.v,1749922551,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/control_alu_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,alu_sign_extend_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/bram32_tb.v,1749651664,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/control_alu_tb.v,1749922551,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/load_word_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,control_alu_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/load_word_tb.v,1749989417,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,load_word_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_ibram_integration_tb.v,1749651664,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/alu_sign_extend_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_ibram_integration_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_tb.v,1749402414,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/register_file_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/register_file_tb.v,1748448310,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_ibram_integration_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,register_file_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/alu.v,1749922551,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/sign_extend.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,alu,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,1749944808,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/alu.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/control.v,1749922551,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/riscv_cpu.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,control,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,1749401413,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/register_file.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/register_file.v,1749923007,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,register_file,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/riscv_cpu.v,1749928300,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/bram32_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh;/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,riscv_cpu,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_control.vh,1749922551,verilog,,,,,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,1749835455,verilog,,,,,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/sign_extend.v,1749835455,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/control.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,sign_extend,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
