// Seed: 1198906224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic ["" : -1] id_9 = ~-1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
    , id_9,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7
);
  assign id_6 = id_2 === -1 != -1;
  wor id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
  assign id_10 = id_0;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_14,
      id_19,
      id_21,
      id_21,
      id_14,
      id_18
  );
  wire id_22;
  assign id_16 = -1;
  wand id_23;
  wire id_24;
  assign id_23 = -1;
  logic id_25;
  assign id_21 = id_12;
  parameter id_26 = 1;
endmodule
