 
set ::env(PROJECT_NAME) hight
set ::env(DESIGN_TOP) HIGHT_CORE_TOP
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/hight/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/hight/trunk/rtl/HIGHT_CORE_TOP.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
