#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 13:03:48 2018
# Process ID: 14780
# Current directory: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22260 C:\Users\andre\Documents\Fall 2018\CMPE264\soc-mips\IOandInterface.xpr
# Log file: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/vivado.log
# Journal file: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 805.219 ; gain = 58.367
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmadec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmreg
INFO: [VRFC 10-311] analyzing module fpmreg1
INFO: [VRFC 10-311] analyzing module fpmregres
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul
INFO: [VRFC 10-2458] undeclared symbol Dnf, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-2845] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module mux2
WARNING: [VRFC 10-2845] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module dreg_of_uf
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-311] analyzing module Dreg_rst
INFO: [VRFC 10-311] analyzing module dreg_full
INFO: [VRFC 10-311] analyzing module sl_one
INFO: [VRFC 10-311] analyzing module fpmul_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmwrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 835.684 ; gain = 5.801
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fpmadec
Compiling module xil_defaultlib.fpmreg
Compiling module xil_defaultlib.fpmreg1
Compiling module xil_defaultlib.fpmul_cu
Compiling module xil_defaultlib.dreg_en(WIDTH=1)
Compiling module xil_defaultlib.dreg_en(WIDTH=10)
Compiling module xil_defaultlib.dreg_en(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=10)
Compiling module xil_defaultlib.subtractor(WIDTH=10)
Compiling module xil_defaultlib.mux2(WIDTH=10)
Compiling module xil_defaultlib.dreg_full(WIDTH=10)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.sl_one(WIDTH=24)
Compiling module xil_defaultlib.mux2(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=24)
Compiling module xil_defaultlib.dreg_full(WIDTH=24)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.dreg_of_uf
Compiling module xil_defaultlib.dreg_full(WIDTH=1)
Compiling module xil_defaultlib.dreg_full
Compiling module xil_defaultlib.dreg_full(WIDTH=23)
Compiling module xil_defaultlib.fpmul_dp_default
Compiling module xil_defaultlib.fpmul
Compiling module xil_defaultlib.fpmregres
Compiling module xil_defaultlib.fpmwrapper
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsoctb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 857.105 ; gain = 27.223
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/topsoctb/TEST/FloatingMult}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 983.035 ; gain = 113.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fpmul_cu' (5#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_dp' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:123]
	Parameter sign_width bound to: 1 - type: integer 
	Parameter exponent_width bound to: 8 - type: integer 
	Parameter exponent_width2 bound to: 10 - type: integer 
	Parameter mantissa_width bound to: 23 - type: integer 
	Parameter mantissa_width2 bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dreg_en' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_en' (6#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
INFO: [Synth 8-6157] synthesizing module 'dreg_en__parameterized0' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_en__parameterized0' (6#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
INFO: [Synth 8-6157] synthesizing module 'dreg_en__parameterized1' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_en__parameterized1' (6#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'subtractor' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:12]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subtractor' (8#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (9#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [Synth 8-6157] synthesizing module 'dreg_full' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_full' (10#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:20]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (11#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:20]
INFO: [Synth 8-6157] synthesizing module 'sl_one' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:113]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl_one' (12#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:113]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (12#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized0' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized0' (12#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'dreg_full__parameterized0' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_full__parameterized0' (12#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:38]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (13#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:38]
INFO: [Synth 8-6157] synthesizing module 'dreg_of_uf' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:48]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_of_uf' (14#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:48]
INFO: [Synth 8-6157] synthesizing module 'dreg_full__parameterized1' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_full__parameterized1' (14#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
INFO: [Synth 8-6157] synthesizing module 'dreg_full__parameterized2' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_full__parameterized2' (14#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
INFO: [Synth 8-6157] synthesizing module 'dreg_full__parameterized3' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_full__parameterized3' (14#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:95]
INFO: [Synth 8-6155] done synthesizing module 'fpmul_dp' (15#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:123]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (16#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
WARNING: [Synth 8-350] instance 'MultiplyFP' of module 'fpmul' requires 13 connections, but only 11 given [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
INFO: [Synth 8-6157] synthesizing module 'fpmregres' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:61]
INFO: [Synth 8-6155] done synthesizing module 'fpmregres' (17#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v:61]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (38) of module 'fpmregres' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
INFO: [Synth 8-6157] synthesizing module 'rslatch' [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rslatch' (18#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fpmwrapper' (19#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
WARNING: [Synth 8-3331] design dreg_of_uf has unconnected port d[0]
WARNING: [Synth 8-3331] design sl_one has unconnected port a[23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.938 ; gain = 158.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin p_sign_reg:set to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:597]
WARNING: [Synth 8-3295] tying undriven pin p_exp_reg:set to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:605]
WARNING: [Synth 8-3295] tying undriven pin p_mant_reg:set to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:613]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[31] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[30] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[29] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[28] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[27] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[26] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[25] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[24] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[23] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[22] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[21] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[20] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[19] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[18] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[17] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[16] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[15] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[14] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[13] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[12] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[11] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[10] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[9] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[8] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[7] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[6] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[5] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[4] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[3] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[2] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[1] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:A[0] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[31] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[30] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[29] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[28] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[27] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[26] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[25] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[24] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[23] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[22] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[21] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[20] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[19] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[18] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[17] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[16] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[15] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[14] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[13] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[12] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[11] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[10] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[9] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[8] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[7] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[6] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[5] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[4] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[3] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[2] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[1] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
WARNING: [Synth 8-3295] tying undriven pin MultiplyFP:B[0] to constant 0 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:100]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.938 ; gain = 158.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.938 ; gain = 158.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'n[0]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'n[1]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'n[2]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'n[3]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'facterror'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'facterror'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'facterror'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'facterror'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dispsel'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[0]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[1]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[2]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[3]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[4]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[5]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[6]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDOUT[7]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[0]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[1]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[2]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[3]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[4]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[5]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[6]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDSEL[7]'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1385.672 ; gain = 516.418
59 Infos, 103 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.672 ; gain = 516.418
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.535 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/topsoctb/TEST/FloatingMult}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/topsoctb/TEST/FloatingMult/StartBit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.563 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/topsoctb/TEST/FloatingMult}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/topsoctb/TEST/mips/dp/alu/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/vivado_pid14780.debug)
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.191 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/topsoctb/TEST/FloatingMult}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/topsoctb/TEST/mips/dp/alu/a}} {{/topsoctb/TEST/mips/dp/alu/b}} {{/topsoctb/TEST/mips/dp/alu/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/vivado_pid14780.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 14:47:22 2018...
