Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.07 secs
 
--> Reading design: MB_I2P_FIX_ARRANGER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MB_I2P_FIX_ARRANGER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MB_I2P_FIX_ARRANGER"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : MB_I2P_FIX_ARRANGER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sdp_bram.v" in library work
Compiling verilog file "MB_I2P_FIX_ARRANGER.v" in library work
Module <sdp_bram> compiled
Module <MB_I2P_FIX_ARRANGER> compiled
No errors in compilation
Analysis of file <"MB_I2P_FIX_ARRANGER.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MB_I2P_FIX_ARRANGER> in library <work> with parameters.
	DWIDTH_POSF = "00000000000000000000000000100100"
	DWIDTH_TMP = "00000000000000000000000000100100"
	LEN_POSF = "00000000000000000000001000000000"
	LEN_TMP = "00000000000000000000001000000000"
	LOG_LEN_POSF = "00000000000000000000000000001001"
	LOG_LEN_TMP = "00000000000000000000000000001001"
	PROCESS = "1"
	WAITING = "0"

Analyzing hierarchy for module <sdp_bram> in library <work> with parameters.
	DWIDTH = "00000000000000000000000000100100"
	LEN = "00000000000000000000001000000000"
	LOG_LEN = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MB_I2P_FIX_ARRANGER>.
	DWIDTH_POSF = 32'sb00000000000000000000000000100100
	DWIDTH_TMP = 32'sb00000000000000000000000000100100
	LEN_POSF = 32'sb00000000000000000000001000000000
	LEN_TMP = 32'sb00000000000000000000001000000000
	LOG_LEN_POSF = 32'sb00000000000000000000000000001001
	LOG_LEN_TMP = 32'sb00000000000000000000000000001001
	PROCESS = 1'b1
	WAITING = 1'b0
Module <MB_I2P_FIX_ARRANGER> is correct for synthesis.
 
Analyzing module <sdp_bram> in library <work>.
	DWIDTH = 32'sb00000000000000000000000000100100
	LEN = 32'sb00000000000000000000001000000000
	LOG_LEN = 32'sb00000000000000000000000000001001
Module <sdp_bram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sdp_bram>.
    Related source file is "sdp_bram.v".
    Found 512x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <sdp_bram> synthesized.


Synthesizing Unit <MB_I2P_FIX_ARRANGER>.
    Related source file is "MB_I2P_FIX_ARRANGER.v".
WARNING:Xst:646 - Signal <top_addr_posf_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_tmp_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_posf_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <en_posf_a> equivalent to <en_inf> has been removed
    Register <en_tmp_a> equivalent to <en_inf> has been removed
    Register <en_tmp_b> equivalent to <en_inf> has been removed
    Register <we_posf_a> equivalent to <en_inf> has been removed
    Found 9-bit up counter for signal <addr_inf>.
    Found 1-bit register for signal <en_inf>.
    Found 3-bit comparator lessequal for signal <addr_inf$cmp_le0000> created at line 109.
    Found 9-bit adder for signal <addr_inf$mux0000>.
    Found 9-bit up counter for signal <addr_posf_a>.
    Found 9-bit adder for signal <addr_posf_a$add0000> created at line 95.
    Found 9-bit comparator greater for signal <addr_posf_a$cmp_gt0000> created at line 88.
    Found 3-bit comparator greater for signal <addr_posf_a$cmp_gt0001> created at line 109.
    Found 9-bit register for signal <addr_tmp_a>.
    Found 9-bit addsub for signal <addr_tmp_a$share0000>.
    Found 36-bit register for signal <dl_posf_a>.
    Found 36-bit 4-to-1 multiplexer for signal <dl_posf_a$mux0000>.
    Found 36-bit register for signal <dl_tmp_a>.
    Found 1-bit register for signal <finish>.
    Found 9-bit comparator lessequal for signal <finish$cmp_le0000> created at line 88.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <we_tmp_a>.
    Summary:
	inferred   2 Counter(s).
	inferred  85 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <MB_I2P_FIX_ARRANGER> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 512x36-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 11
 1-bit register                                        : 4
 36-bit register                                       : 6
 9-bit register                                        : 1
# Comparators                                          : 4
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 36-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MB_I2P_FIX_ARRANGER>.
INFO:Xst:3226 - The RAM <POSFFIX_bram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <POSFFIX_bram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK_1MHz>      | fall     |
    |     weA            | connected to signal <POSFFIX_bram/wea_0> | high     |
    |     addrA          | connected to signal <addr_posf_a>   |          |
    |     diA            | connected to signal <dl_posf_a>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_1MHz>      | fall     |
    |     enB            | connected to signal <VCC>           | high     |
    |     addrB          | connected to signal <addr_posf_b>   |          |
    |     doB            | connected to signal <do_posf_b>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <ITP_TEMP_bram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ITP_TEMP_bram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK_1MHz>      | fall     |
    |     weA            | connected to signal <ITP_TEMP_bram/wea_0> | high     |
    |     addrA          | connected to signal <addr_tmp_a>    |          |
    |     diA            | connected to signal <dl_tmp_a>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_1MHz>      | fall     |
    |     enB            | connected to signal <POSFFIX_bram/wea_0> | high     |
    |     addrB          | connected to signal <addr_tmp_a>    |          |
    |     doB            | connected to signal <do_tmp_b>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MB_I2P_FIX_ARRANGER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 512x36-bit dual-port block RAM                        : 2
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 4
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 36-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MB_I2P_FIX_ARRANGER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MB_I2P_FIX_ARRANGER, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MB_I2P_FIX_ARRANGER.ngr
Top Level Output File Name         : MB_I2P_FIX_ARRANGER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 103

Cell Usage :
# BELS                             : 205
#      GND                         : 3
#      INV                         : 6
#      LUT1                        : 8
#      LUT2                        : 18
#      LUT2_D                      : 2
#      LUT3                        : 17
#      LUT3_L                      : 3
#      LUT4                        : 94
#      LUT4_D                      : 8
#      LUT4_L                      : 2
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 103
#      FDR                         : 1
#      FDRE                        : 101
#      FDRSE                       : 1
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 56
#      OBUF                        : 46
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       82  out of   1920     4%  
 Number of Slice Flip Flops:            103  out of   3840     2%  
 Number of 4 input LUTs:                158  out of   3840     4%  
 Number of IOs:                         103
 Number of bonded IOBs:                 103  out of    141    73%  
 Number of BRAMs:                         2  out of     12    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_1MHz                           | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.992ns (Maximum Frequency: 90.973MHz)
   Minimum input arrival time before clock: 13.413ns
   Maximum output required time after clock: 7.488ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_1MHz'
  Clock period: 10.992ns (frequency: 90.973MHz)
  Total number of paths / destination ports: 5335 / 369
-------------------------------------------------------------------------
Delay:               10.992ns (Levels of Logic = 14)
  Source:            addr_inf_0 (FF)
  Destination:       addr_tmp_a_6 (FF)
  Source Clock:      CLK_1MHz rising
  Destination Clock: CLK_1MHz rising

  Data Path: addr_inf_0 to addr_tmp_a_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            9   0.720   1.319  addr_inf_0 (addr_inf_0)
     LUT2:I1->O            1   0.551   0.000  Mcompar_addr_posf_a_cmp_gt0000_lut<0> (Mcompar_addr_posf_a_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<0> (Mcompar_addr_posf_a_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<1> (Mcompar_addr_posf_a_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<2> (Mcompar_addr_posf_a_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<3> (Mcompar_addr_posf_a_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<4> (Mcompar_addr_posf_a_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<5> (Mcompar_addr_posf_a_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<6> (Mcompar_addr_posf_a_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_addr_posf_a_cmp_gt0000_cy<7> (Mcompar_addr_posf_a_cmp_gt0000_cy<7>)
     MUXCY:CI->O          61   0.064   2.045  Mcompar_addr_posf_a_cmp_gt0000_cy<8> (Mcompar_addr_posf_a_cmp_gt0000_cy<8>)
     LUT4:I3->O            2   0.551   1.072  Maddsub_addr_tmp_a_share0000_cy<2>11_SW0 (N30)
     LUT3:I1->O            3   0.551   0.933  Maddsub_addr_tmp_a_share0000_cy<2>11 (Maddsub_addr_tmp_a_share0000_cy<2>)
     LUT4:I3->O            3   0.551   0.933  Maddsub_addr_tmp_a_share0000_cy<4>11 (Maddsub_addr_tmp_a_share0000_cy<4>)
     LUT4:I3->O            1   0.551   0.000  addr_tmp_a_mux0000<6>1 (addr_tmp_a_mux0000<6>)
     FDRE:D                    0.203          addr_tmp_a_6
    ----------------------------------------
    Total                     10.992ns (4.690ns logic, 6.302ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_1MHz'
  Total number of paths / destination ports: 6102 / 315
-------------------------------------------------------------------------
Offset:              13.413ns (Levels of Logic = 9)
  Source:            do_inf<4> (PAD)
  Destination:       addr_tmp_a_6 (FF)
  Destination Clock: CLK_1MHz rising

  Data Path: do_inf<4> to addr_tmp_a_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  do_inf_4_IBUF (do_inf_4_IBUF)
     LUT4:I0->O            3   0.551   1.246  addr_posf_a_cmp_eq0000122 (addr_posf_a_cmp_eq0000122)
     LUT3:I0->O            5   0.551   1.260  addr_tmp_a_mux0001_SW0 (N16)
     LUT4:I0->O            1   0.551   0.996  addr_tmp_a_cmp_eq000034_SW1 (N64)
     LUT4_L:I1->LO         1   0.551   0.295  addr_tmp_a_mux0001_SW2 (N53)
     LUT4:I1->O            2   0.551   1.072  Maddsub_addr_tmp_a_share0000_cy<2>11_SW0 (N30)
     LUT3:I1->O            3   0.551   0.933  Maddsub_addr_tmp_a_share0000_cy<2>11 (Maddsub_addr_tmp_a_share0000_cy<2>)
     LUT4:I3->O            3   0.551   0.933  Maddsub_addr_tmp_a_share0000_cy<4>11 (Maddsub_addr_tmp_a_share0000_cy<4>)
     LUT4:I3->O            1   0.551   0.000  addr_tmp_a_mux0000<6>1 (addr_tmp_a_mux0000<6>)
     FDRE:D                    0.203          addr_tmp_a_6
    ----------------------------------------
    Total                     13.413ns (5.432ns logic, 7.981ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_1MHz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.488ns (Levels of Logic = 1)
  Source:            addr_inf_0 (FF)
  Destination:       addr_inf<0> (PAD)
  Source Clock:      CLK_1MHz rising

  Data Path: addr_inf_0 to addr_inf<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            9   0.720   1.124  addr_inf_0 (addr_inf_0)
     OBUF:I->O                 5.644          addr_inf_0_OBUF (addr_inf<0>)
    ----------------------------------------
    Total                      7.488ns (6.364ns logic, 1.124ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 50.33 secs
 
--> 

Total memory usage is 337488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

