module test;
  reg [31:0] A;
  reg [4:0] B;
  wire [31:0] S;
  reg un;
  
  rightShifter32bits m32b1(A,A,B,S, un);
  
  initial begin 
    A = 32'b10000000000000000000000000011111; 
    B = 5'b00001; 
    un = 1'b0;
    #20 $stop; 
  end 
  initial
    $monitor("At time %t, S = %h",
             $time, S);
endmodule