<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › asm › def_LPBlackfin.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>def_LPBlackfin.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin core register bit &amp; address definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or GPL-2 (or later).</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_LPBLACKFIN_H</span>
<span class="cp">#define _DEF_LPBLACKFIN_H</span>

<span class="cp">#include &lt;mach/anomaly.h&gt;</span>

<span class="cp">#define MK_BMSK_(x) (1&lt;&lt;x)</span>
<span class="cp">#define BFIN_DEPOSIT(mask, x)	(((x) &lt;&lt; __ffs(mask)) &amp; (mask))</span>
<span class="cp">#define BFIN_EXTRACT(mask, x)	(((x) &amp; (mask)) &gt;&gt; __ffs(mask))</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#if ANOMALY_05000198</span>
<span class="cp"># define NOP_PAD_ANOMALY_05000198 &quot;nop;&quot;</span>
<span class="cp">#else</span>
<span class="cp"># define NOP_PAD_ANOMALY_05000198</span>
<span class="cp">#endif</span>

<span class="cp">#define _bfin_readX(addr, size, asm_size, asm_ext) ({ \</span>
<span class="cp">	u32 __v; \</span>
<span class="cp">	__asm__ __volatile__( \</span>
<span class="cp">		NOP_PAD_ANOMALY_05000198 \</span>
<span class="cp">		&quot;%0 = &quot; #asm_size &quot;[%1]&quot; #asm_ext &quot;;&quot; \</span>
<span class="cp">		: &quot;=d&quot; (__v) \</span>
<span class="cp">		: &quot;a&quot; (addr) \</span>
<span class="cp">	); \</span>
<span class="cp">	__v; })</span>
<span class="cp">#define _bfin_writeX(addr, val, size, asm_size) \</span>
<span class="cp">	__asm__ __volatile__( \</span>
<span class="cp">		NOP_PAD_ANOMALY_05000198 \</span>
<span class="cp">		#asm_size &quot;[%0] = %1;&quot; \</span>
<span class="cp">		: \</span>
<span class="cp">		: &quot;a&quot; (addr), &quot;d&quot; ((u##size)(val)) \</span>
<span class="cp">		: &quot;memory&quot; \</span>
<span class="cp">	)</span>

<span class="cp">#define bfin_read8(addr)  _bfin_readX(addr,  8, b, (z))</span>
<span class="cp">#define bfin_read16(addr) _bfin_readX(addr, 16, w, (z))</span>
<span class="cp">#define bfin_read32(addr) _bfin_readX(addr, 32,  ,    )</span>
<span class="cp">#define bfin_write8(addr, val)  _bfin_writeX(addr, val,  8, b)</span>
<span class="cp">#define bfin_write16(addr, val) _bfin_writeX(addr, val, 16, w)</span>
<span class="cp">#define bfin_write32(addr, val) _bfin_writeX(addr, val, 32,  )</span>

<span class="cp">#define bfin_read(addr) \</span>
<span class="cp">({ \</span>
<span class="cp">	sizeof(*(addr)) == 1 ? bfin_read8(addr)  : \</span>
<span class="cp">	sizeof(*(addr)) == 2 ? bfin_read16(addr) : \</span>
<span class="cp">	sizeof(*(addr)) == 4 ? bfin_read32(addr) : \</span>
<span class="cp">	({ BUG(); 0; }); \</span>
<span class="cp">})</span>
<span class="cp">#define bfin_write(addr, val) \</span>
<span class="cp">do { \</span>
<span class="cp">	switch (sizeof(*(addr))) { \</span>
<span class="cp">	case 1: bfin_write8(addr, val);  break; \</span>
<span class="cp">	case 2: bfin_write16(addr, val); break; \</span>
<span class="cp">	case 4: bfin_write32(addr, val); break; \</span>
<span class="cp">	default: BUG(); \</span>
<span class="cp">	} \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define bfin_write_or(addr, bits) \</span>
<span class="cp">do { \</span>
<span class="cp">	typeof(addr) __addr = (addr); \</span>
<span class="cp">	bfin_write(__addr, bfin_read(__addr) | (bits)); \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define bfin_write_and(addr, bits) \</span>
<span class="cp">do { \</span>
<span class="cp">	typeof(addr) __addr = (addr); \</span>
<span class="cp">	bfin_write(__addr, bfin_read(__addr) &amp; (bits)); \</span>
<span class="cp">} while (0)</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/**************************************************</span>
<span class="cm"> * System Register Bits</span>
<span class="cm"> **************************************************/</span>

<span class="cm">/**************************************************</span>
<span class="cm"> * ASTAT register</span>
<span class="cm"> **************************************************/</span>

<span class="cm">/* definitions of ASTAT bit positions*/</span>

<span class="cm">/*Result of last ALU0 or shifter operation is zero*/</span>
<span class="cp">#define ASTAT_AZ_P         0x00000000</span>
<span class="cm">/*Result of last ALU0 or shifter operation is negative*/</span>
<span class="cp">#define ASTAT_AN_P         0x00000001</span>
<span class="cm">/*Condition Code, used for holding comparison results*/</span>
<span class="cp">#define ASTAT_CC_P         0x00000005</span>
<span class="cm">/*Quotient Bit*/</span>
<span class="cp">#define ASTAT_AQ_P         0x00000006</span>
<span class="cm">/*Rounding mode, set for biased, clear for unbiased*/</span>
<span class="cp">#define ASTAT_RND_MOD_P    0x00000008</span>
<span class="cm">/*Result of last ALU0 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC0_P        0x0000000C</span>
<span class="cm">/*Result of last ALU0 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC0_COPY_P   0x00000002</span>
<span class="cm">/*Result of last ALU1 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC1_P        0x0000000D</span>
<span class="cm">/*Result of last ALU0 or MAC0 operation overflowed, sticky for MAC*/</span>
<span class="cp">#define ASTAT_AV0_P        0x00000010</span>
<span class="cm">/*Sticky version of ASTAT_AV0 */</span>
<span class="cp">#define ASTAT_AV0S_P       0x00000011</span>
<span class="cm">/*Result of last MAC1 operation overflowed, sticky for MAC*/</span>
<span class="cp">#define ASTAT_AV1_P        0x00000012</span>
<span class="cm">/*Sticky version of ASTAT_AV1 */</span>
<span class="cp">#define ASTAT_AV1S_P       0x00000013</span>
<span class="cm">/*Result of last ALU0 or MAC0 operation overflowed*/</span>
<span class="cp">#define ASTAT_V_P          0x00000018</span>
<span class="cm">/*Result of last ALU0 or MAC0 operation overflowed*/</span>
<span class="cp">#define ASTAT_V_COPY_P     0x00000003</span>
<span class="cm">/*Sticky version of ASTAT_V*/</span>
<span class="cp">#define ASTAT_VS_P         0x00000019</span>

<span class="cm">/* Masks */</span>

<span class="cm">/*Result of last ALU0 or shifter operation is zero*/</span>
<span class="cp">#define ASTAT_AZ           MK_BMSK_(ASTAT_AZ_P)</span>
<span class="cm">/*Result of last ALU0 or shifter operation is negative*/</span>
<span class="cp">#define ASTAT_AN           MK_BMSK_(ASTAT_AN_P)</span>
<span class="cm">/*Result of last ALU0 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC0          MK_BMSK_(ASTAT_AC0_P)</span>
<span class="cm">/*Result of last ALU0 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC0_COPY     MK_BMSK_(ASTAT_AC0_COPY_P)</span>
<span class="cm">/*Result of last ALU0 operation generated a carry*/</span>
<span class="cp">#define ASTAT_AC1          MK_BMSK_(ASTAT_AC1_P)</span>
<span class="cm">/*Result of last ALU0 or MAC0 operation overflowed, sticky for MAC*/</span>
<span class="cp">#define ASTAT_AV0          MK_BMSK_(ASTAT_AV0_P)</span>
<span class="cm">/*Result of last MAC1 operation overflowed, sticky for MAC*/</span>
<span class="cp">#define ASTAT_AV1          MK_BMSK_(ASTAT_AV1_P)</span>
<span class="cm">/*Condition Code, used for holding comparison results*/</span>
<span class="cp">#define ASTAT_CC           MK_BMSK_(ASTAT_CC_P)</span>
<span class="cm">/*Quotient Bit*/</span>
<span class="cp">#define ASTAT_AQ           MK_BMSK_(ASTAT_AQ_P)</span>
<span class="cm">/*Rounding mode, set for biased, clear for unbiased*/</span>
<span class="cp">#define ASTAT_RND_MOD      MK_BMSK_(ASTAT_RND_MOD_P)</span>
<span class="cm">/*Overflow Bit*/</span>
<span class="cp">#define ASTAT_V            MK_BMSK_(ASTAT_V_P)</span>
<span class="cm">/*Overflow Bit*/</span>
<span class="cp">#define ASTAT_V_COPY       MK_BMSK_(ASTAT_V_COPY_P)</span>

<span class="cm">/**************************************************</span>
<span class="cm"> *   SEQSTAT register</span>
<span class="cm"> **************************************************/</span>

<span class="cm">/* Bit Positions  */</span>
<span class="cp">#define SEQSTAT_EXCAUSE0_P      0x00000000	</span><span class="cm">/* Last exception cause bit 0 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_EXCAUSE1_P      0x00000001	</span><span class="cm">/* Last exception cause bit 1 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_EXCAUSE2_P      0x00000002	</span><span class="cm">/* Last exception cause bit 2 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_EXCAUSE3_P      0x00000003	</span><span class="cm">/* Last exception cause bit 3 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_EXCAUSE4_P      0x00000004	</span><span class="cm">/* Last exception cause bit 4 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_EXCAUSE5_P      0x00000005	</span><span class="cm">/* Last exception cause bit 5 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_IDLE_REQ_P      0x0000000C	</span><span class="cm">/* Pending idle mode request,</span>
<span class="cm">						 * set by IDLE instruction.</span>
<span class="cm">						 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_SFTRESET_P      0x0000000D	</span><span class="cm">/* Indicates whether the last</span>
<span class="cm">						 * reset was a software reset</span>
<span class="cm">						 * (=1)</span>
<span class="cm">						 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_HWERRCAUSE0_P   0x0000000E	</span><span class="cm">/* Last hw error cause bit 0 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_HWERRCAUSE1_P   0x0000000F	</span><span class="cm">/* Last hw error cause bit 1 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_HWERRCAUSE2_P   0x00000010	</span><span class="cm">/* Last hw error cause bit 2 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_HWERRCAUSE3_P   0x00000011	</span><span class="cm">/* Last hw error cause bit 3 */</span><span class="cp"></span>
<span class="cp">#define SEQSTAT_HWERRCAUSE4_P   0x00000012	</span><span class="cm">/* Last hw error cause bit 4 */</span><span class="cp"></span>
<span class="cm">/* Masks */</span>
<span class="cm">/* Exception cause */</span>
<span class="cp">#define SEQSTAT_EXCAUSE        (MK_BMSK_(SEQSTAT_EXCAUSE0_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_EXCAUSE1_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_EXCAUSE2_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_EXCAUSE3_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_EXCAUSE4_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_EXCAUSE5_P) | \</span>
<span class="cp">                                0)</span>

<span class="cm">/* Indicates whether the last reset was a software reset (=1) */</span>
<span class="cp">#define SEQSTAT_SFTRESET       (MK_BMSK_(SEQSTAT_SFTRESET_P))</span>

<span class="cm">/* Last hw error cause */</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE     (MK_BMSK_(SEQSTAT_HWERRCAUSE0_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_HWERRCAUSE1_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_HWERRCAUSE2_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_HWERRCAUSE3_P) | \</span>
<span class="cp">                                MK_BMSK_(SEQSTAT_HWERRCAUSE4_P) | \</span>
<span class="cp">                                0)</span>

<span class="cm">/* Translate bits to something useful */</span>

<span class="cm">/* Last hw error cause */</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE_SHIFT         (14)</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE_SYSTEM_MMR    (0x02 &lt;&lt; SEQSTAT_HWERRCAUSE_SHIFT)</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE_EXTERN_ADDR   (0x03 &lt;&lt; SEQSTAT_HWERRCAUSE_SHIFT)</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE_PERF_FLOW     (0x12 &lt;&lt; SEQSTAT_HWERRCAUSE_SHIFT)</span>
<span class="cp">#define SEQSTAT_HWERRCAUSE_RAISE_5       (0x18 &lt;&lt; SEQSTAT_HWERRCAUSE_SHIFT)</span>

<span class="cm">/**************************************************</span>
<span class="cm"> *   SYSCFG register</span>
<span class="cm"> **************************************************/</span>

<span class="cm">/* Bit Positions */</span>
<span class="cp">#define SYSCFG_SSSTEP_P     0x00000000	</span><span class="cm">/* Supervisor single step, when</span>
<span class="cm">					 * set it forces an exception</span>
<span class="cm">					 * for each instruction executed</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define SYSCFG_CCEN_P       0x00000001	</span><span class="cm">/* Enable cycle counter (=1) */</span><span class="cp"></span>
<span class="cp">#define SYSCFG_SNEN_P       0x00000002	</span><span class="cm">/* Self nesting Interrupt Enable */</span><span class="cp"></span>

<span class="cm">/* Masks */</span>

<span class="cm">/* Supervisor single step, when set it forces an exception for each</span>
<span class="cm"> *instruction executed</span>
<span class="cm"> */</span>
<span class="cp">#define SYSCFG_SSSTEP         MK_BMSK_(SYSCFG_SSSTEP_P )</span>
<span class="cm">/* Enable cycle counter (=1) */</span>
<span class="cp">#define SYSCFG_CCEN           MK_BMSK_(SYSCFG_CCEN_P )</span>
<span class="cm">/* Self Nesting Interrupt Enable */</span>
<span class="cp">#define SYSCFG_SNEN	       MK_BMSK_(SYSCFG_SNEN_P)</span>
<span class="cm">/* Backward-compatibility for typos in prior releases */</span>
<span class="cp">#define SYSCFG_SSSSTEP         SYSCFG_SSSTEP</span>
<span class="cp">#define SYSCFG_CCCEN           SYSCFG_CCEN</span>

<span class="cm">/****************************************************</span>
<span class="cm"> * Core MMR Register Map</span>
<span class="cm"> ****************************************************/</span>

<span class="cm">/* Data Cache &amp; SRAM Memory  (0xFFE00000 - 0xFFE00404) */</span>

<span class="cp">#define SRAM_BASE_ADDRESS  0xFFE00000	</span><span class="cm">/* SRAM Base Address Register */</span><span class="cp"></span>
<span class="cp">#define DMEM_CONTROL       0xFFE00004	</span><span class="cm">/* Data memory control */</span><span class="cp"></span>
<span class="cp">#define DCPLB_STATUS       0xFFE00008	</span><span class="cm">/* Data Cache Programmable Look-Aside</span>
<span class="cm">					 * Buffer Status</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_FAULT_STATUS 0xFFE00008	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define DCPLB_FAULT_ADDR   0xFFE0000C	</span><span class="cm">/* Data Cache Programmable Look-Aside</span>
<span class="cm">					 * Buffer Fault Address</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR0        0xFFE00100	</span><span class="cm">/* Data Cache Protection Lookaside</span>
<span class="cm">					 * Buffer 0</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR1        0xFFE00104	</span><span class="cm">/* Data Cache Protection Lookaside</span>
<span class="cm">					 * Buffer 1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR2        0xFFE00108	</span><span class="cm">/* Data Cache Protection Lookaside</span>
<span class="cm">					 * Buffer 2</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR3        0xFFE0010C	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 3</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR4        0xFFE00110	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 4</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR5        0xFFE00114	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 5</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR6        0xFFE00118	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 6</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR7        0xFFE0011C	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 7</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR8        0xFFE00120	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 8</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR9        0xFFE00124	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 9</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR10       0xFFE00128	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 10</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR11       0xFFE0012C	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 11</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR12       0xFFE00130	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 12</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR13       0xFFE00134	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 13</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR14       0xFFE00138	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 14</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_ADDR15       0xFFE0013C	</span><span class="cm">/* Data Cacheability Protection</span>
<span class="cm">					 * Lookaside Buffer 15</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA0        0xFFE00200	</span><span class="cm">/* Data Cache 0 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA1        0xFFE00204	</span><span class="cm">/* Data Cache 1 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA2        0xFFE00208	</span><span class="cm">/* Data Cache 2 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA3        0xFFE0020C	</span><span class="cm">/* Data Cache 3 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA4        0xFFE00210	</span><span class="cm">/* Data Cache 4 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA5        0xFFE00214	</span><span class="cm">/* Data Cache 5 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA6        0xFFE00218	</span><span class="cm">/* Data Cache 6 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA7        0xFFE0021C	</span><span class="cm">/* Data Cache 7 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA8        0xFFE00220	</span><span class="cm">/* Data Cache 8 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA9        0xFFE00224	</span><span class="cm">/* Data Cache 9 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA10       0xFFE00228	</span><span class="cm">/* Data Cache 10 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA11       0xFFE0022C	</span><span class="cm">/* Data Cache 11 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA12       0xFFE00230	</span><span class="cm">/* Data Cache 12 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA13       0xFFE00234	</span><span class="cm">/* Data Cache 13 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA14       0xFFE00238	</span><span class="cm">/* Data Cache 14 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA15       0xFFE0023C	</span><span class="cm">/* Data Cache 15 Status */</span><span class="cp"></span>
<span class="cp">#define DCPLB_DATA16       0xFFE00240	</span><span class="cm">/* Extra Dummy entry */</span><span class="cp"></span>

<span class="cp">#define DTEST_COMMAND      0xFFE00300	</span><span class="cm">/* Data Test Command Register */</span><span class="cp"></span>
<span class="cp">#define DTEST_DATA0        0xFFE00400	</span><span class="cm">/* Data Test Data Register */</span><span class="cp"></span>
<span class="cp">#define DTEST_DATA1        0xFFE00404	</span><span class="cm">/* Data Test Data Register */</span><span class="cp"></span>

<span class="cm">/* Instruction Cache &amp; SRAM Memory  (0xFFE01004 - 0xFFE01404) */</span>

<span class="cp">#define IMEM_CONTROL       0xFFE01004	</span><span class="cm">/* Instruction Memory Control */</span><span class="cp"></span>
<span class="cp">#define ICPLB_STATUS       0xFFE01008	</span><span class="cm">/* Instruction Cache miss status */</span><span class="cp"></span>
<span class="cp">#define CODE_FAULT_STATUS  0xFFE01008	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define ICPLB_FAULT_ADDR   0xFFE0100C	</span><span class="cm">/* Instruction Cache miss address */</span><span class="cp"></span>
<span class="cp">#define CODE_FAULT_ADDR    0xFFE0100C	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR0        0xFFE01100	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 0</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR1        0xFFE01104	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR2        0xFFE01108	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 2</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR3        0xFFE0110C	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 3</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR4        0xFFE01110	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 4</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR5        0xFFE01114	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 5</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR6        0xFFE01118	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 6</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR7        0xFFE0111C	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 7</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR8        0xFFE01120	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 8</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR9        0xFFE01124	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 9</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR10       0xFFE01128	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 10</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR11       0xFFE0112C	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 11</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR12       0xFFE01130	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 12</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR13       0xFFE01134	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 13</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR14       0xFFE01138	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 14</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_ADDR15       0xFFE0113C	</span><span class="cm">/* Instruction Cacheability</span>
<span class="cm">					 * Protection Lookaside Buffer 15</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA0        0xFFE01200	</span><span class="cm">/* Instruction Cache 0 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA1        0xFFE01204	</span><span class="cm">/* Instruction Cache 1 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA2        0xFFE01208	</span><span class="cm">/* Instruction Cache 2 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA3        0xFFE0120C	</span><span class="cm">/* Instruction Cache 3 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA4        0xFFE01210	</span><span class="cm">/* Instruction Cache 4 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA5        0xFFE01214	</span><span class="cm">/* Instruction Cache 5 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA6        0xFFE01218	</span><span class="cm">/* Instruction Cache 6 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA7        0xFFE0121C	</span><span class="cm">/* Instruction Cache 7 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA8        0xFFE01220	</span><span class="cm">/* Instruction Cache 8 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA9        0xFFE01224	</span><span class="cm">/* Instruction Cache 9 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA10       0xFFE01228	</span><span class="cm">/* Instruction Cache 10 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA11       0xFFE0122C	</span><span class="cm">/* Instruction Cache 11 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA12       0xFFE01230	</span><span class="cm">/* Instruction Cache 12 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA13       0xFFE01234	</span><span class="cm">/* Instruction Cache 13 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA14       0xFFE01238	</span><span class="cm">/* Instruction Cache 14 Status */</span><span class="cp"></span>
<span class="cp">#define ICPLB_DATA15       0xFFE0123C	</span><span class="cm">/* Instruction Cache 15 Status */</span><span class="cp"></span>
<span class="cp">#define ITEST_COMMAND      0xFFE01300	</span><span class="cm">/* Instruction Test Command Register */</span><span class="cp"></span>
<span class="cp">#define ITEST_DATA0        0xFFE01400	</span><span class="cm">/* Instruction Test Data Register */</span><span class="cp"></span>
<span class="cp">#define ITEST_DATA1        0xFFE01404	</span><span class="cm">/* Instruction Test Data Register */</span><span class="cp"></span>

<span class="cm">/* Event/Interrupt Controller Registers   (0xFFE02000 - 0xFFE02110) */</span>

<span class="cp">#define EVT0               0xFFE02000	</span><span class="cm">/* Event Vector 0 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT1               0xFFE02004	</span><span class="cm">/* Event Vector 1 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT2               0xFFE02008	</span><span class="cm">/* Event Vector 2 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT3               0xFFE0200C	</span><span class="cm">/* Event Vector 3 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT4               0xFFE02010	</span><span class="cm">/* Event Vector 4 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT5               0xFFE02014	</span><span class="cm">/* Event Vector 5 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT6               0xFFE02018	</span><span class="cm">/* Event Vector 6 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT7               0xFFE0201C	</span><span class="cm">/* Event Vector 7 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT8               0xFFE02020	</span><span class="cm">/* Event Vector 8 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT9               0xFFE02024	</span><span class="cm">/* Event Vector 9 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT10              0xFFE02028	</span><span class="cm">/* Event Vector 10 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT11              0xFFE0202C	</span><span class="cm">/* Event Vector 11 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT12              0xFFE02030	</span><span class="cm">/* Event Vector 12 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT13              0xFFE02034	</span><span class="cm">/* Event Vector 13 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT14              0xFFE02038	</span><span class="cm">/* Event Vector 14 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT15              0xFFE0203C	</span><span class="cm">/* Event Vector 15 ESR Address */</span><span class="cp"></span>
<span class="cp">#define EVT_OVERRIDE       0xFFE02100	</span><span class="cm">/* Event Vector Override Register */</span><span class="cp"></span>
<span class="cp">#define IMASK              0xFFE02104	</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define IPEND              0xFFE02108	</span><span class="cm">/* Interrupt Pending Register */</span><span class="cp"></span>
<span class="cp">#define ILAT               0xFFE0210C	</span><span class="cm">/* Interrupt Latch Register */</span><span class="cp"></span>
<span class="cp">#define IPRIO              0xFFE02110	</span><span class="cm">/* Core Interrupt Priority Register */</span><span class="cp"></span>

<span class="cm">/* Core Timer Registers     (0xFFE03000 - 0xFFE0300C) */</span>

<span class="cp">#define TCNTL              0xFFE03000	</span><span class="cm">/* Core Timer Control Register */</span><span class="cp"></span>
<span class="cp">#define TPERIOD            0xFFE03004	</span><span class="cm">/* Core Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TSCALE             0xFFE03008	</span><span class="cm">/* Core Timer Scale Register */</span><span class="cp"></span>
<span class="cp">#define TCOUNT             0xFFE0300C	</span><span class="cm">/* Core Timer Count Register */</span><span class="cp"></span>

<span class="cm">/* Debug/MP/Emulation Registers     (0xFFE05000 - 0xFFE05008) */</span>
<span class="cp">#define DSPID              0xFFE05000	</span><span class="cm">/* DSP Processor ID Register for</span>
<span class="cm">					 * MP implementations</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define DBGSTAT            0xFFE05008	</span><span class="cm">/* Debug Status Register */</span><span class="cp"></span>

<span class="cm">/* Trace Buffer Registers     (0xFFE06000 - 0xFFE06100) */</span>

<span class="cp">#define TBUFCTL            0xFFE06000	</span><span class="cm">/* Trace Buffer Control Register */</span><span class="cp"></span>
<span class="cp">#define TBUFSTAT           0xFFE06004	</span><span class="cm">/* Trace Buffer Status Register */</span><span class="cp"></span>
<span class="cp">#define TBUF               0xFFE06100	</span><span class="cm">/* Trace Buffer */</span><span class="cp"></span>

<span class="cm">/* Watchpoint Control Registers (0xFFE07000 - 0xFFE07200) */</span>

<span class="cm">/* Watchpoint Instruction Address Control Register */</span>
<span class="cp">#define WPIACTL            0xFFE07000</span>
<span class="cm">/* Watchpoint Instruction Address Register 0 */</span>
<span class="cp">#define WPIA0              0xFFE07040</span>
<span class="cm">/* Watchpoint Instruction Address Register 1 */</span>
<span class="cp">#define WPIA1              0xFFE07044</span>
<span class="cm">/* Watchpoint Instruction Address Register 2 */</span>
<span class="cp">#define WPIA2              0xFFE07048</span>
<span class="cm">/* Watchpoint Instruction Address Register 3 */</span>
<span class="cp">#define WPIA3              0xFFE0704C</span>
<span class="cm">/* Watchpoint Instruction Address Register 4 */</span>
<span class="cp">#define WPIA4              0xFFE07050</span>
<span class="cm">/* Watchpoint Instruction Address Register 5 */</span>
<span class="cp">#define WPIA5              0xFFE07054</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 0 */</span>
<span class="cp">#define WPIACNT0           0xFFE07080</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 1 */</span>
<span class="cp">#define WPIACNT1           0xFFE07084</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 2 */</span>
<span class="cp">#define WPIACNT2           0xFFE07088</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 3 */</span>
<span class="cp">#define WPIACNT3           0xFFE0708C</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 4 */</span>
<span class="cp">#define WPIACNT4           0xFFE07090</span>
<span class="cm">/* Watchpoint Instruction Address Count Register 5 */</span>
<span class="cp">#define WPIACNT5           0xFFE07094</span>
<span class="cm">/* Watchpoint Data Address Control Register */</span>
<span class="cp">#define WPDACTL            0xFFE07100</span>
<span class="cm">/* Watchpoint Data Address Register 0 */</span>
<span class="cp">#define WPDA0              0xFFE07140</span>
<span class="cm">/* Watchpoint Data Address Register 1 */</span>
<span class="cp">#define WPDA1              0xFFE07144</span>
<span class="cm">/* Watchpoint Data Address Count Value Register 0 */</span>
<span class="cp">#define WPDACNT0           0xFFE07180</span>
<span class="cm">/* Watchpoint Data Address Count Value Register 1 */</span>
<span class="cp">#define WPDACNT1           0xFFE07184</span>
<span class="cm">/* Watchpoint Status Register */</span>
<span class="cp">#define WPSTAT             0xFFE07200</span>

<span class="cm">/* Performance Monitor Registers    (0xFFE08000 - 0xFFE08104) */</span>

<span class="cm">/* Performance Monitor Control Register */</span>
<span class="cp">#define PFCTL              0xFFE08000</span>
<span class="cm">/* Performance Monitor Counter Register 0 */</span>
<span class="cp">#define PFCNTR0            0xFFE08100</span>
<span class="cm">/* Performance Monitor Counter Register 1 */</span>
<span class="cp">#define PFCNTR1            0xFFE08104</span>

<span class="cm">/****************************************************</span>
<span class="cm"> * Core MMR Register Bits</span>
<span class="cm"> ****************************************************/</span>

<span class="cm">/**************************************************</span>
<span class="cm"> * EVT registers (ILAT, IMASK, and IPEND).</span>
<span class="cm"> **************************************************/</span>

<span class="cm">/* Bit Positions */</span>
<span class="cp">#define EVT_EMU_P        0x00000000	</span><span class="cm">/* Emulator interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_RST_P        0x00000001	</span><span class="cm">/* Reset interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_NMI_P        0x00000002	</span><span class="cm">/* Non Maskable interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_EVX_P        0x00000003	</span><span class="cm">/* Exception bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IRPTEN_P     0x00000004	</span><span class="cm">/* Global interrupt enable bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVHW_P       0x00000005	</span><span class="cm">/* Hardware Error interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVTMR_P      0x00000006	</span><span class="cm">/* Timer interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG7_P       0x00000007	</span><span class="cm">/* IVG7 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG8_P       0x00000008	</span><span class="cm">/* IVG8 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG9_P       0x00000009	</span><span class="cm">/* IVG9 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG10_P      0x0000000a	</span><span class="cm">/* IVG10 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG11_P      0x0000000b	</span><span class="cm">/* IVG11 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG12_P      0x0000000c	</span><span class="cm">/* IVG12 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG13_P      0x0000000d	</span><span class="cm">/* IVG13 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG14_P      0x0000000e	</span><span class="cm">/* IVG14 interrupt bit position */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG15_P      0x0000000f	</span><span class="cm">/* IVG15 interrupt bit position */</span><span class="cp"></span>

<span class="cm">/* Masks */</span>
<span class="cp">#define EVT_EMU       MK_BMSK_(EVT_EMU_P   )	</span><span class="cm">/* Emulator interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_RST       MK_BMSK_(EVT_RST_P   )	</span><span class="cm">/* Reset interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_NMI       MK_BMSK_(EVT_NMI_P   )	</span><span class="cm">/* Non Maskable interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_EVX       MK_BMSK_(EVT_EVX_P   )	</span><span class="cm">/* Exception mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IRPTEN    MK_BMSK_(EVT_IRPTEN_P)	</span><span class="cm">/* Global interrupt enable mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVHW      MK_BMSK_(EVT_IVHW_P  )	</span><span class="cm">/* Hardware Error interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVTMR     MK_BMSK_(EVT_IVTMR_P )	</span><span class="cm">/* Timer interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG7      MK_BMSK_(EVT_IVG7_P  )	</span><span class="cm">/* IVG7 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG8      MK_BMSK_(EVT_IVG8_P  )	</span><span class="cm">/* IVG8 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG9      MK_BMSK_(EVT_IVG9_P  )	</span><span class="cm">/* IVG9 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG10     MK_BMSK_(EVT_IVG10_P )	</span><span class="cm">/* IVG10 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG11     MK_BMSK_(EVT_IVG11_P )	</span><span class="cm">/* IVG11 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG12     MK_BMSK_(EVT_IVG12_P )	</span><span class="cm">/* IVG12 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG13     MK_BMSK_(EVT_IVG13_P )	</span><span class="cm">/* IVG13 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG14     MK_BMSK_(EVT_IVG14_P )	</span><span class="cm">/* IVG14 interrupt mask */</span><span class="cp"></span>
<span class="cp">#define EVT_IVG15     MK_BMSK_(EVT_IVG15_P )	</span><span class="cm">/* IVG15 interrupt mask */</span><span class="cp"></span>

<span class="cm">/**************************************************</span>
<span class="cm"> *  DMEM_CONTROL Register</span>
<span class="cm"> **************************************************/</span>
<span class="cm">/* Bit Positions */</span>
<span class="cp">#define ENDM_P			0x00	</span><span class="cm">/* (doesn&#39;t really exist) Enable</span>
<span class="cm">					 *Data Memory L1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define DMCTL_ENDM_P		ENDM_P	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>

<span class="cp">#define ENDCPLB_P		0x01	</span><span class="cm">/* Enable DCPLBS */</span><span class="cp"></span>
<span class="cp">#define DMCTL_ENDCPLB_P		ENDCPLB_P	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define DMC0_P			0x02	</span><span class="cm">/* L1 Data Memory Configure bit 0 */</span><span class="cp"></span>
<span class="cp">#define DMCTL_DMC0_P		DMC0_P	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define DMC1_P			0x03	</span><span class="cm">/* L1 Data Memory Configure bit 1 */</span><span class="cp"></span>
<span class="cp">#define DMCTL_DMC1_P		DMC1_P	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define DCBS_P			0x04	</span><span class="cm">/* L1 Data Cache Bank Select */</span><span class="cp"></span>
<span class="cp">#define PORT_PREF0_P		0x12	</span><span class="cm">/* DAG0 Port Preference */</span><span class="cp"></span>
<span class="cp">#define PORT_PREF1_P		0x13	</span><span class="cm">/* DAG1 Port Preference */</span><span class="cp"></span>

<span class="cm">/* Masks */</span>
<span class="cp">#define ENDM               0x00000001	</span><span class="cm">/* (doesn&#39;t really exist) Enable</span>
<span class="cm">					 * Data Memory L1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ENDCPLB            0x00000002	</span><span class="cm">/* Enable DCPLB */</span><span class="cp"></span>
<span class="cp">#define ASRAM_BSRAM        0x00000000</span>
<span class="cp">#define ACACHE_BSRAM       0x00000008</span>
<span class="cp">#define ACACHE_BCACHE      0x0000000C</span>
<span class="cp">#define DCBS               0x00000010	</span><span class="cm">/*  L1 Data Cache Bank Select */</span><span class="cp"></span>
<span class="cp">#define PORT_PREF0	   0x00001000	</span><span class="cm">/* DAG0 Port Preference */</span><span class="cp"></span>
<span class="cp">#define PORT_PREF1	   0x00002000	</span><span class="cm">/* DAG1 Port Preference */</span><span class="cp"></span>

<span class="cm">/* IMEM_CONTROL Register */</span>
<span class="cm">/* Bit Positions */</span>
<span class="cp">#define ENIM_P			0x00	</span><span class="cm">/* Enable L1 Code Memory  */</span><span class="cp"></span>
<span class="cp">#define IMCTL_ENIM_P            0x00	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define ENICPLB_P		0x01	</span><span class="cm">/* Enable ICPLB */</span><span class="cp"></span>
<span class="cp">#define IMCTL_ENICPLB_P		0x01	</span><span class="cm">/* &quot;&quot; (older define) */</span><span class="cp"></span>
<span class="cp">#define IMC_P			0x02	</span><span class="cm">/* Enable  */</span><span class="cp"></span>
<span class="cp">#define IMCTL_IMC_P		0x02	</span><span class="cm">/* Configure L1 code memory as</span>
<span class="cm">					 * cache (0=SRAM)</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ILOC0_P			0x03	</span><span class="cm">/* Lock Way 0 */</span><span class="cp"></span>
<span class="cp">#define ILOC1_P			0x04	</span><span class="cm">/* Lock Way 1 */</span><span class="cp"></span>
<span class="cp">#define ILOC2_P			0x05	</span><span class="cm">/* Lock Way 2 */</span><span class="cp"></span>
<span class="cp">#define ILOC3_P			0x06	</span><span class="cm">/* Lock Way 3 */</span><span class="cp"></span>
<span class="cp">#define LRUPRIORST_P		0x0D	</span><span class="cm">/* Least Recently Used Replacement</span>
<span class="cm">					 * Priority</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cm">/* Masks */</span>
<span class="cp">#define ENIM               0x00000001	</span><span class="cm">/* Enable L1 Code Memory */</span><span class="cp"></span>
<span class="cp">#define ENICPLB            0x00000002	</span><span class="cm">/* Enable ICPLB */</span><span class="cp"></span>
<span class="cp">#define IMC                0x00000004	</span><span class="cm">/* Configure L1 code memory as</span>
<span class="cm">					 * cache (0=SRAM)</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define ILOC0		   0x00000008	</span><span class="cm">/* Lock Way 0 */</span><span class="cp"></span>
<span class="cp">#define ILOC1		   0x00000010	</span><span class="cm">/* Lock Way 1 */</span><span class="cp"></span>
<span class="cp">#define ILOC2		   0x00000020	</span><span class="cm">/* Lock Way 2 */</span><span class="cp"></span>
<span class="cp">#define ILOC3		   0x00000040	</span><span class="cm">/* Lock Way 3 */</span><span class="cp"></span>
<span class="cp">#define LRUPRIORST	   0x00002000	</span><span class="cm">/* Least Recently Used Replacement</span>
<span class="cm">					 * Priority</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cm">/* TCNTL Masks */</span>
<span class="cp">#define TMPWR              0x00000001	</span><span class="cm">/* Timer Low Power Control,</span>
<span class="cm">					 * 0=low power mode, 1=active state</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define TMREN              0x00000002	</span><span class="cm">/* Timer enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define TAUTORLD           0x00000004	</span><span class="cm">/* Timer auto reload */</span><span class="cp"></span>
<span class="cp">#define TINT               0x00000008	</span><span class="cm">/* Timer generated interrupt 0=no</span>
<span class="cm">					 * interrupt has been generated,</span>
<span class="cm">					 * 1=interrupt has been generated</span>
<span class="cm">					 * (sticky)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cm">/* DCPLB_DATA and ICPLB_DATA Registers */</span>
<span class="cm">/* Bit Positions */</span>
<span class="cp">#define CPLB_VALID_P       0x00000000	</span><span class="cm">/* 0=invalid entry, 1=valid entry */</span><span class="cp"></span>
<span class="cp">#define CPLB_LOCK_P        0x00000001	</span><span class="cm">/* 0=entry may be replaced, 1=entry</span>
<span class="cm">					 * locked</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_USER_RD_P     0x00000002	</span><span class="cm">/* 0=no read access, 1=read access</span>
<span class="cm">					 * allowed (user mode)</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cm">/* Masks */</span>
<span class="cp">#define CPLB_VALID         0x00000001	</span><span class="cm">/* 0=invalid entry, 1=valid entry */</span><span class="cp"></span>
<span class="cp">#define CPLB_LOCK          0x00000002	</span><span class="cm">/* 0=entry may be replaced, 1=entry</span>
<span class="cm">					 * locked</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_USER_RD       0x00000004	</span><span class="cm">/* 0=no read access, 1=read access</span>
<span class="cm">					 * allowed (user mode)</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cp">#define PAGE_SIZE_1KB      0x00000000	</span><span class="cm">/* 1 KB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_4KB      0x00010000	</span><span class="cm">/* 4 KB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_1MB      0x00020000	</span><span class="cm">/* 1 MB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_4MB      0x00030000	</span><span class="cm">/* 4 MB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_16KB     0x00040000	</span><span class="cm">/* 16 KB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_64KB     0x00050000	</span><span class="cm">/* 64 KB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_16MB     0x00060000	</span><span class="cm">/* 16 MB page size */</span><span class="cp"></span>
<span class="cp">#define PAGE_SIZE_64MB     0x00070000	</span><span class="cm">/* 64 MB page size */</span><span class="cp"></span>
<span class="cp">#define CPLB_L1SRAM        0x00000020	</span><span class="cm">/* 0=SRAM mapped in L1, 0=SRAM not</span>
<span class="cm">					 * mapped to L1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_PORTPRIO	   0x00000200	</span><span class="cm">/* 0=low priority port, 1= high</span>
<span class="cm">					 * priority port</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_L1_CHBL       0x00001000	</span><span class="cm">/* 0=non-cacheable in L1, 1=cacheable</span>
<span class="cm">					 * in L1</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cm">/* ICPLB_DATA only */</span>
<span class="cp">#define CPLB_LRUPRIO	   0x00000100	</span><span class="cm">/* 0=can be replaced by any line,</span>
<span class="cm">					 * 1=priority for non-replacement</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cm">/* DCPLB_DATA only */</span>
<span class="cp">#define CPLB_USER_WR       0x00000008	</span><span class="cm">/* 0=no write access, 0=write</span>
<span class="cm">					 * access allowed (user mode)</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_SUPV_WR       0x00000010	</span><span class="cm">/* 0=no write access, 0=write</span>
<span class="cm">					 * access allowed (supervisor mode)</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_DIRTY         0x00000080	</span><span class="cm">/* 1=dirty, 0=clean */</span><span class="cp"></span>
<span class="cp">#define CPLB_L1_AOW	   0x00008000	</span><span class="cm">/* 0=do not allocate cache lines on</span>
<span class="cm">					 * write-through writes,</span>
<span class="cm">					 * 1= allocate cache lines on</span>
<span class="cm">					 * write-through writes.</span>
<span class="cm">					 */</span><span class="cp"></span>
<span class="cp">#define CPLB_WT            0x00004000	</span><span class="cm">/* 0=write-back, 1=write-through */</span><span class="cp"></span>

<span class="cp">#define CPLB_ALL_ACCESS CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR</span>

<span class="cm">/* TBUFCTL Masks */</span>
<span class="cp">#define TBUFPWR            0x0001</span>
<span class="cp">#define TBUFEN             0x0002</span>
<span class="cp">#define TBUFOVF            0x0004</span>
<span class="cp">#define TBUFCMPLP_SINGLE   0x0008</span>
<span class="cp">#define TBUFCMPLP_DOUBLE   0x0010</span>
<span class="cp">#define TBUFCMPLP          (TBUFCMPLP_SINGLE | TBUFCMPLP_DOUBLE)</span>

<span class="cm">/* TBUFSTAT Masks */</span>
<span class="cp">#define TBUFCNT            0x001F</span>

<span class="cm">/* ITEST_COMMAND and DTEST_COMMAND Registers */</span>
<span class="cm">/* Masks */</span>
<span class="cp">#define TEST_READ	   0x00000000	</span><span class="cm">/* Read Access */</span><span class="cp"></span>
<span class="cp">#define TEST_WRITE	   0x00000002	</span><span class="cm">/* Write Access */</span><span class="cp"></span>
<span class="cp">#define TEST_TAG	   0x00000000	</span><span class="cm">/* Access TAG */</span><span class="cp"></span>
<span class="cp">#define TEST_DATA	   0x00000004	</span><span class="cm">/* Access DATA */</span><span class="cp"></span>
<span class="cp">#define TEST_DW0	   0x00000000	</span><span class="cm">/* Select Double Word 0 */</span><span class="cp"></span>
<span class="cp">#define TEST_DW1	   0x00000008	</span><span class="cm">/* Select Double Word 1 */</span><span class="cp"></span>
<span class="cp">#define TEST_DW2	   0x00000010	</span><span class="cm">/* Select Double Word 2 */</span><span class="cp"></span>
<span class="cp">#define TEST_DW3	   0x00000018	</span><span class="cm">/* Select Double Word 3 */</span><span class="cp"></span>
<span class="cp">#define TEST_MB0	   0x00000000	</span><span class="cm">/* Select Mini-Bank 0 */</span><span class="cp"></span>
<span class="cp">#define TEST_MB1	   0x00010000	</span><span class="cm">/* Select Mini-Bank 1 */</span><span class="cp"></span>
<span class="cp">#define TEST_MB2	   0x00020000	</span><span class="cm">/* Select Mini-Bank 2 */</span><span class="cp"></span>
<span class="cp">#define TEST_MB3	   0x00030000	</span><span class="cm">/* Select Mini-Bank 3 */</span><span class="cp"></span>
<span class="cp">#define TEST_SET(x)	   ((x &lt;&lt; 5) &amp; 0x03E0)	</span><span class="cm">/* Set Index 0-&gt;31 */</span><span class="cp"></span>
<span class="cp">#define TEST_WAY0	   0x00000000	</span><span class="cm">/* Access Way0 */</span><span class="cp"></span>
<span class="cp">#define TEST_WAY1	   0x04000000	</span><span class="cm">/* Access Way1 */</span><span class="cp"></span>
<span class="cm">/* ITEST_COMMAND only */</span>
<span class="cp">#define TEST_WAY2	   0x08000000	</span><span class="cm">/* Access Way2 */</span><span class="cp"></span>
<span class="cp">#define TEST_WAY3	   0x0C000000	</span><span class="cm">/* Access Way3 */</span><span class="cp"></span>
<span class="cm">/* DTEST_COMMAND only */</span>
<span class="cp">#define TEST_BNKSELA	   0x00000000	</span><span class="cm">/* Access SuperBank A */</span><span class="cp"></span>
<span class="cp">#define TEST_BNKSELB	   0x00800000	</span><span class="cm">/* Access SuperBank B */</span><span class="cp"></span>

<span class="cp">#endif				</span><span class="cm">/* _DEF_LPBLACKFIN_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
