set ::env(PROJECT_NAME) mips_fault_tolerant
set ::env(DESIGN_TOP) main
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/mips_fault_tolerant/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/mips_fault_tolerant/rtl/main.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
