// Seed: 1752195812
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd2
) (
    input  tri1 _id_0,
    output wor  id_1
    , id_3
);
  logic [id_0 : 1] id_4;
  ;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
  parameter time id_5 = 1;
endmodule
program module_2 (
    input tri0 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input wand id_5,
    input wor id_6
);
  assign id_4 = 1'd0 | -1;
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endprogram
