#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Dec 10 14:28:00 2014
# Process ID: 8404
# Log file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'nf_10g_interface.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/lib/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'xge_sub.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
update_compile_order -fileset sources_1
open_bd_design {/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/xge_sub.bd}
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:13.1 - ten_gig_eth_mac
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:4.1 - ten_gig_eth_pcs_pma
Adding component instance block -- xilinx.com:ip:timer_sync_1588:1.2 - timer_sync_tx
Adding component instance block -- xilinx.com:ip:timer_sync_1588:1.2 - timer_sync_rx
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - prtad_driver
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - dcm_locked_driver
Successfully read diagram <xge_sub> from BD file </root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/xge_sub.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_10g_ethernet:2.0 axi_10g_ethernet_1
Wrote  : </root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update contents has started running 
WARNING: [BD 41-721] Attempt to set value 'GTHE3' on disabled parameter 'vu_gt_type' of cell '/ten_gig_eth_pcs_pma' is ignored
WARNING: [BD 41-721] Attempt to set value 'None' on disabled parameter 'IEEE_1588' of cell '/ten_gig_eth_pcs_pma' is ignored
WARNING: [BD 5-234] No nets matched 'get_bd_nets'
WARNING: [BD 5-231] No interface nets matched 'get_bd_intf_nets'
</ten_gig_eth_mac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000[ 64K ]>
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update contents
endgroup
set_property location {0.5 -390 370} [get_bd_cells axi_10g_ethernet_1]
set_property location {1 620 -38} [get_bd_cells axi_10g_ethernet_1]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/.Xil/Vivado-8404-yoyo.nf.cl.cam.ac.uk/coregen/xge_sub_axi_10g_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
current_bd_design [get_bd_designs xge_sub]
startgroup
set_property -dict [list CONFIG.Management_Interface {true} CONFIG.base_kr {BASE-R} CONFIG.SupportLevel {1} CONFIG.autonegotiation {0} CONFIG.fec {0} CONFIG.Statistics_Gathering {0}] [get_bd_cells axi_10g_ethernet_1]
Wrote  : </root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd> 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update boundary has started running 
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update boundary
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0:  Update contents has started running 
WARNING: [BD 41-721] Attempt to set value 'GTHE3' on disabled parameter 'vu_gt_type' of cell '/ten_gig_eth_pcs_pma' is ignored
WARNING: [BD 5-234] No nets matched 'get_bd_nets'
WARNING: [BD 5-231] No interface nets matched 'get_bd_intf_nets'
WARNING: [BD 41-1306] The connection to interface pin /ten_gig_eth_pcs_pma/refclk_p is being overridden by the user. This pin will not be connected as a part of interface connection refclk_diff_port
WARNING: [BD 41-1306] The connection to interface pin /ten_gig_eth_pcs_pma/refclk_n is being overridden by the user. This pin will not be connected as a part of interface connection refclk_diff_port
</ten_gig_eth_mac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000[ 64K ]>
INFO: [xilinx.com:ip:axi_10g_ethernet:2.0-0] xge_sub_axi_10g_ethernet_1_0: Done update contents
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'fec' from 'false' to '0' has been ignored for IP '/axi_10g_ethernet_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'autonegotiation' from 'false' to '0' has been ignored for IP '/axi_10g_ethernet_1'
endgroup
validate_bd_design
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:14.0 - ten_gig_eth_mac
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 - ten_gig_eth_pcs_pma
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - prtad_driver
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - dcm_locked_driver
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - pma_pmd_type_driver
Successfully read diagram <bd_0> from BD file </root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd>
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/axi_10g_ethernet_0/ten_gig_eth_mac
/axi_10g_ethernet_0/ten_gig_eth_pcs_pma
/axi_10g_ethernet_0/timer_sync_tx
/axi_10g_ethernet_0/timer_sync_rx
/axi_10g_ethernet_0/prtad_driver
/axi_10g_ethernet_0/dcm_locked_driver

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
open_bd_design {/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd}
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:14.0 - ten_gig_eth_mac
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 - ten_gig_eth_pcs_pma
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - prtad_driver
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - dcm_locked_driver
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - pma_pmd_type_driver
Successfully read diagram <bd_0> from BD file </root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd>
current_bd_design [get_bd_designs bd_0]
close_bd_design [get_bd_designs bd_0]
close_bd_design [get_bd_designs xge_sub]
close_project
pwd
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw
cd /root/NetFPGA-SUME/projects/reference_switch/hw/
