$date
	Sat Oct 22 19:47:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#188586
b100 &
b100 %
1$
b100 !
1"
#188587
0"
#188590
b10 &
b10 %
#188594
b1 &
b1 %
1#
#188598
b0 &
0#
b0 %
0$
#1185251
b1101 !
1"
#1185254
b1101 &
b1101 %
1$
#1185255
0"
#1185258
b101000 &
b101000 %
#1185262
b10100 &
b10100 %
#1185266
b1010 &
b1010 %
#1185270
b101 &
b101 %
#1185274
b10000 &
b10000 %
#1185278
b1000 &
b1000 %
#1185282
b100 &
b100 %
#1185286
b10 &
b10 %
#1185290
b1 &
b1 %
1#
#1185294
b0 &
0#
b0 %
0$
#2208704
b11 !
1"
#2208706
b11 &
b11 %
1$
#2208707
0"
#2208710
b1010 &
b1010 %
#2208714
b101 &
b101 %
#2208718
b10000 &
b10000 %
#2208722
b1000 &
b1000 %
#2208726
b100 &
b100 %
#2208730
b10 &
b10 %
#2208734
b1 &
1#
b1 %
#2208738
b0 &
b0 %
0#
0$
#4500012
