<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>
defines: 
time_elapsed: 1.612s
ram usage: 38184 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpb74lba05/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:21</a>: No timescale set for &#34;mymod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:34</a>: No timescale set for &#34;t&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:21</a>: Compile module &#34;work@mymod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:34</a>: Compile module &#34;work@t&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:21</a>: Implicit port type (wire) for &#34;out1&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v:34</a>: Top level module &#34;work@t&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpb74lba05/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mymod
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpb74lba05/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpb74lba05/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@t)
 |vpiName:work@t
 |uhdmallPackages:
 \_package: builtin, parent:work@t
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mymod, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>, line:21, parent:work@t
   |vpiDefName:work@mymod
   |vpiFullName:work@mymod
   |vpiPort:
   \_port: (out1), line:21
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:21
         |vpiName:out1
         |vpiFullName:work@mymod.out1
   |vpiPort:
   \_port: (out2), line:21
     |vpiName:out2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out2), line:21
         |vpiName:out2
         |vpiFullName:work@mymod.out2
   |vpiPort:
   \_port: (state), line:21
     |vpiName:state
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (state), line:21
         |vpiName:state
         |vpiFullName:work@mymod.state
   |vpiPort:
   \_port: (reset), line:21
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:21
         |vpiName:reset
         |vpiFullName:work@mymod.reset
   |vpiContAssign:
   \_cont_assign: , line:29
     |vpiRhs:
     \_operation: , line:29
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:29
         |vpiOpType:18
         |vpiOperand:
         \_ref_obj: (state), line:29
           |vpiName:state
           |vpiFullName:work@mymod.state
         |vpiOperand:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
       |vpiOperand:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (out1), line:29
       |vpiName:out1
       |vpiFullName:work@mymod.out1
   |vpiContAssign:
   \_cont_assign: , line:30
     |vpiRhs:
     \_operation: , line:30
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:30
         |vpiOpType:18
         |vpiOperand:
         \_ref_obj: (state), line:30
           |vpiName:state
           |vpiFullName:work@mymod.state
         |vpiOperand:
         \_operation: , line:30
           |vpiOpType:24
           |vpiOperand:
           \_operation: , line:30
             |vpiOpType:24
             |vpiOperand:
             \_operation: , line:30
               |vpiOpType:25
               |vpiOperand:
               \_constant: , line:30
                 |vpiConstType:7
                 |vpiDecompile:8
                 |vpiSize:32
                 |INT:8
               |vpiOperand:
               \_constant: , line:30
                 |vpiConstType:7
                 |vpiDecompile:48
                 |vpiSize:32
                 |INT:48
             |vpiOperand:
             \_constant: , line:30
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
           |vpiOperand:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiOperand:
       \_ref_obj: (reset), line:30
         |vpiName:reset
         |vpiFullName:work@mymod.reset
     |vpiLhs:
     \_ref_obj: (out2), line:30
       |vpiName:out2
       |vpiFullName:work@mymod.out2
   |vpiNet:
   \_logic_net: (out1), line:21
   |vpiNet:
   \_logic_net: (out2), line:21
   |vpiNet:
   \_logic_net: (state), line:21
   |vpiNet:
   \_logic_net: (reset), line:21
 |uhdmallModules:
 \_module: work@t, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>, line:34, parent:work@t
   |vpiDefName:work@t
   |vpiFullName:work@t
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:42
       |vpiFullName:work@t
       |vpiStmt:
       \_sys_func_call: ($display), line:44
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:44
           |vpiConstType:6
           |vpiDecompile:&#34;   TIME:state:out1:out2&#34;
           |vpiSize:25
           |STRING:&#34;   TIME:state:out1:out2&#34;
       |vpiStmt:
       \_sys_func_call: ($monitor), line:45
         |vpiName:$monitor
         |vpiArgument:
         \_constant: , line:45
           |vpiConstType:6
           |vpiDecompile:&#34;%7t:%5d:%3d:%3d&#34;
           |vpiSize:17
           |STRING:&#34;%7t:%5d:%3d:%3d&#34;
         |vpiArgument:
         \_sys_func_call: ($time), line:45
           |vpiName:$time
         |vpiArgument:
         \_ref_obj: (state), line:45
           |vpiName:state
         |vpiArgument:
         \_ref_obj: (out1), line:45
           |vpiName:out1
         |vpiArgument:
         \_ref_obj: (out2), line:45
           |vpiName:out2
       |vpiStmt:
       \_assignment: , line:46
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (state), line:46
           |vpiName:state
           |vpiFullName:work@t.state
         |vpiRhs:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:47
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reset), line:47
           |vpiName:reset
           |vpiFullName:work@t.reset
         |vpiRhs:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:48
         |#10
         |vpiStmt:
         \_assignment: , line:49
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (reset), line:49
             |vpiName:reset
             |vpiFullName:work@t.reset
           |vpiRhs:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:50
         |#20
         |vpiStmt:
         \_assignment: , line:51
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (reset), line:51
             |vpiName:reset
             |vpiFullName:work@t.reset
           |vpiRhs:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:52
         |#5110
         |vpiStmt:
         \_sys_func_call: ($finish), line:53
           |vpiName:$finish
   |vpiProcess:
   \_always: , line:55
     |vpiAlwaysType:1
     |vpiStmt:
     \_begin: , line:56
       |vpiFullName:work@t
       |vpiStmt:
       \_delay_control: , line:57
         |#10
         |vpiStmt:
         \_if_else: , line:58
           |vpiCondition:
           \_ref_obj: (reset), line:58
             |vpiName:reset
             |vpiFullName:work@t.reset
           |vpiStmt:
           \_assignment: , line:59
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (state), line:59
               |vpiName:state
               |vpiFullName:work@t.state
             |vpiRhs:
             \_constant: , line:59
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiElseStmt:
           \_assignment: , line:61
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (state), line:61
               |vpiName:state
               |vpiFullName:work@t.state
             |vpiRhs:
             \_operation: , line:61
               |vpiOpType:24
               |vpiOperand:
               \_ref_obj: (state), line:61
                 |vpiName:state
                 |vpiFullName:work@t.state
               |vpiOperand:
               \_constant: , line:61
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
   |vpiNet:
   \_logic_net: (state), line:35
     |vpiName:state
     |vpiFullName:work@t.state
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reset), line:36
     |vpiName:reset
     |vpiFullName:work@t.reset
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (out1), line:37
     |vpiName:out1
     |vpiFullName:work@t.out1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (out2), line:37
     |vpiName:out2
     |vpiFullName:work@t.out2
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@t (work@t), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>, line:34
   |vpiDefName:work@t
   |vpiName:work@t
   |vpiModule:
   \_module: work@mymod (m1), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>, line:39, parent:work@t
     |vpiDefName:work@mymod
     |vpiName:m1
     |vpiFullName:work@t.m1
     |vpiPort:
     \_port: (out1), line:21, parent:m1
       |vpiName:out1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out1)
         |vpiName:out1
         |vpiActual:
         \_logic_net: (out1), line:37, parent:work@t
           |vpiName:out1
           |vpiFullName:work@t.out1
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out1), line:21, parent:m1
           |vpiName:out1
           |vpiFullName:work@t.m1.out1
     |vpiPort:
     \_port: (out2), line:21, parent:m1
       |vpiName:out2
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out2)
         |vpiName:out2
         |vpiActual:
         \_logic_net: (out2), line:37, parent:work@t
           |vpiName:out2
           |vpiFullName:work@t.out2
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out2), line:21, parent:m1
           |vpiName:out2
           |vpiFullName:work@t.m1.out2
     |vpiPort:
     \_port: (state), line:21, parent:m1
       |vpiName:state
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (state)
         |vpiName:state
         |vpiActual:
         \_logic_net: (state), line:35, parent:work@t
           |vpiName:state
           |vpiFullName:work@t.state
           |vpiNetType:48
           |vpiRange:
           \_range: , line:35
             |vpiLeftRange:
             \_constant: , line:35
               |vpiConstType:7
               |vpiDecompile:8
               |vpiSize:32
               |INT:8
             |vpiRightRange:
             \_constant: , line:35
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (state), line:21, parent:m1
           |vpiName:state
           |vpiFullName:work@t.m1.state
     |vpiPort:
     \_port: (reset), line:21, parent:m1
       |vpiName:reset
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reset)
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:36, parent:work@t
           |vpiName:reset
           |vpiFullName:work@t.reset
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset), line:21, parent:m1
           |vpiName:reset
           |vpiFullName:work@t.m1.reset
     |vpiNet:
     \_logic_net: (out1), line:21, parent:m1
     |vpiNet:
     \_logic_net: (out2), line:21, parent:m1
     |vpiNet:
     \_logic_net: (state), line:21, parent:m1
     |vpiNet:
     \_logic_net: (reset), line:21, parent:m1
     |vpiInstance:
     \_module: work@t (work@t), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr243.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr243.v</a>, line:34
   |vpiNet:
   \_logic_net: (state), line:35, parent:work@t
   |vpiNet:
   \_logic_net: (reset), line:36, parent:work@t
   |vpiNet:
   \_logic_net: (out1), line:37, parent:work@t
   |vpiNet:
   \_logic_net: (out2), line:37, parent:work@t
Object: \work_t of type 3000
Object: \work_t of type 32
Object: \m1 of type 32
Object: \out1 of type 44
Object: \out2 of type 44
Object: \state of type 44
Object: \reset of type 44
Object: \out1 of type 36
Object: \out2 of type 36
Object: \state of type 36
Object: \reset of type 36
Object: \state of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \reset of type 36
Object: \out1 of type 36
Object: \out2 of type 36
Object: \work_mymod of type 32
Object:  of type 8
Object: \out1 of type 608
Object:  of type 39
Object:  of type 39
Object: \state of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \out2 of type 608
Object:  of type 39
Object:  of type 39
Object: \state of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
ERROR: Encountered unhandled operation: 25

</pre>
</body>