// Seed: 388758106
module module_0 (
    output wand id_0,
    output wor id_1
    , id_10,
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    output uwire id_8
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output uwire id_7,
    output tri0 id_8,
    output wor id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input supply1 id_13,
    output supply1 id_14,
    output tri id_15
);
  wire id_17;
  xnor (id_6, id_2, id_17, id_5, id_18, id_4, id_13, id_12, id_10);
  wire id_18;
  module_0(
      id_15, id_9, id_4, id_2, id_2, id_13, id_4, id_7, id_6
  );
  assign id_6  = id_2;
  assign id_8  = 1;
  assign id_15 = 1;
endmodule
