<stg><name>conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2</name>


<trans_list>

<trans id="272" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %by = alloca i32 1

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %nin = alloca i32 1

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %select_ln30_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %select_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_1

]]></Node>
<StgValue><ssdm name="select_ln30_1_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %shl_ln3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_ln3

]]></Node>
<StgValue><ssdm name="shl_ln3_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %nin

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %by

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_106_3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_106_3.i:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_106_3.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_106_3.i:2 %icmp_ln104 = icmp_eq  i8 %indvar_flatten_load, i8 136

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_106_3.i:3 %add_ln104_2 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_106_3.i:4 %br_ln104 = br i1 %icmp_ln104, void %for.inc26.i, void %VITIS_LOOP_119_5.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc26.i:0 %by_load = load i5 %by

]]></Node>
<StgValue><ssdm name="by_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc26.i:1 %nin_load = load i4 %nin

]]></Node>
<StgValue><ssdm name="nin_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc26.i:2 %add_ln104 = add i4 %nin_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc26.i:5 %icmp_ln105 = icmp_eq  i5 %by_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc26.i:6 %select_ln104 = select i1 %icmp_ln105, i5 0, i5 %by_load

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc26.i:7 %select_ln104_1 = select i1 %icmp_ln105, i4 %add_ln104, i4 %nin_load

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="4">
<![CDATA[
for.inc26.i:10 %zext_ln104_1 = zext i4 %select_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc26.i:11 %add_ln104_1 = add i6 %zext_ln104_1, i6 %shl_ln3_read

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="6">
<![CDATA[
for.inc26.i:12 %zext_ln104_2 = zext i6 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc26.i:13 %mul_ln104 = mul i24 %zext_ln104_2, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc26.i:142 %add_ln105 = add i5 %select_ln104, i5 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i:143 %store_ln105 = store i8 %add_ln104_2, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i:144 %store_ln105 = store i4 %select_ln104_1, i4 %nin

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i:145 %store_ln105 = store i5 %add_ln105, i5 %by

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="64" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc26.i:13 %mul_ln104 = mul i24 %zext_ln104_2, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc26.i:13 %mul_ln104 = mul i24 %zext_ln104_2, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="24">
<![CDATA[
for.inc26.i:14 %zext_ln104_3 = zext i24 %mul_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
for.inc26.i:72 %by_cast = zext i5 %select_ln104

]]></Node>
<StgValue><ssdm name="by_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc26.i:74 %empty = add i8 %by_cast, i8 %select_ln30_1_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc26.i:75 %p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="18">
<![CDATA[
for.inc26.i:76 %p_shl4_cast = zext i18 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc26.i:77 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="10">
<![CDATA[
for.inc26.i:78 %p_shl5_cast = zext i10 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc26.i:79 %empty_96 = sub i19 %p_shl4_cast, i19 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="19">
<![CDATA[
for.inc26.i:80 %p_cast20 = sext i19 %empty_96

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc26.i:83 %tmp2 = add i25 %zext_ln104_3, i25 %p_cast20

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc26.i:81 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln30_read, i4 %select_ln30_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
for.inc26.i:82 %tmp_cast = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc26.i:83 %tmp2 = add i25 %zext_ln104_3, i25 %p_cast20

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="25">
<![CDATA[
for.inc26.i:84 %tmp2_cast = sext i25 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i:85 %tmp1 = add i64 %tmp2_cast, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i:86 %empty_97 = add i64 %tmp1, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26.i:87 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_97, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="62">
<![CDATA[
for.inc26.i:88 %sext_ln106 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc26.i:89 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln106

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="86" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="87" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="88" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="89" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="90" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="91" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="92" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.i:90 %empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="93" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:91 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
VITIS_LOOP_119_5.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc26.i:8 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln104_1, i4 %select_ln104_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
for.inc26.i:9 %zext_ln104 = zext i8 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="5">
<![CDATA[
for.inc26.i:16 %zext_ln113 = zext i5 %select_ln104

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc26.i:17 %add_ln113 = add i9 %zext_ln104, i9 %zext_ln113

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="9">
<![CDATA[
for.inc26.i:18 %zext_ln113_1 = zext i9 %add_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
for.inc26.i:19 %trunc_ln113 = trunc i9 %add_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc26.i:20 %p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln113, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:21 %add_ln113_1 = add i12 %p_shl, i12 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:22 %zext_ln113_2 = zext i12 %add_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:23 %input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:92 %bitcast_ln113 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln113"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:93 %store_ln113 = store i32 %bitcast_ln113, i12 %input_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:94 %gmem_addr_15_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="107" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:24 %add_ln113_2 = add i12 %add_ln113_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:25 %zext_ln113_3 = zext i12 %add_ln113_2

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:26 %input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:95 %bitcast_ln113_1 = bitcast i32 %gmem_addr_15_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln113_1"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:96 %store_ln113 = store i32 %bitcast_ln113_1, i12 %input_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:97 %gmem_addr_15_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="113" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:27 %add_ln113_3 = add i12 %add_ln113_1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:28 %zext_ln113_4 = zext i12 %add_ln113_3

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:29 %input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:98 %bitcast_ln113_2 = bitcast i32 %gmem_addr_15_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln113_2"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:99 %store_ln113 = store i32 %bitcast_ln113_2, i12 %input_fm_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:100 %gmem_addr_15_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="119" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:30 %add_ln113_4 = add i12 %add_ln113_1, i12 3

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:31 %zext_ln113_5 = zext i12 %add_ln113_4

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:32 %input_fm_buffer_1_addr_3 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:101 %bitcast_ln113_3 = bitcast i32 %gmem_addr_15_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln113_3"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:102 %store_ln113 = store i32 %bitcast_ln113_3, i12 %input_fm_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:103 %gmem_addr_15_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="125" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:33 %add_ln113_5 = add i12 %add_ln113_1, i12 4

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:34 %zext_ln113_6 = zext i12 %add_ln113_5

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:35 %input_fm_buffer_1_addr_4 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:104 %bitcast_ln113_4 = bitcast i32 %gmem_addr_15_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln113_4"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:105 %store_ln113 = store i32 %bitcast_ln113_4, i12 %input_fm_buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:106 %gmem_addr_15_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="131" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:36 %add_ln113_6 = add i12 %add_ln113_1, i12 5

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:37 %zext_ln113_7 = zext i12 %add_ln113_6

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:38 %input_fm_buffer_1_addr_5 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:107 %bitcast_ln113_5 = bitcast i32 %gmem_addr_15_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln113_5"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:108 %store_ln113 = store i32 %bitcast_ln113_5, i12 %input_fm_buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:109 %gmem_addr_15_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="137" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:39 %add_ln113_7 = add i12 %add_ln113_1, i12 6

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:40 %zext_ln113_8 = zext i12 %add_ln113_7

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:41 %input_fm_buffer_1_addr_6 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_6"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:110 %bitcast_ln113_6 = bitcast i32 %gmem_addr_15_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln113_6"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:111 %store_ln113 = store i32 %bitcast_ln113_6, i12 %input_fm_buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:112 %gmem_addr_15_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="143" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:42 %add_ln113_8 = add i12 %add_ln113_1, i12 7

]]></Node>
<StgValue><ssdm name="add_ln113_8"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:43 %zext_ln113_9 = zext i12 %add_ln113_8

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:44 %input_fm_buffer_1_addr_7 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:113 %bitcast_ln113_7 = bitcast i32 %gmem_addr_15_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln113_7"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:114 %store_ln113 = store i32 %bitcast_ln113_7, i12 %input_fm_buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:115 %gmem_addr_15_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="149" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:45 %add_ln113_9 = add i12 %add_ln113_1, i12 8

]]></Node>
<StgValue><ssdm name="add_ln113_9"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:46 %zext_ln113_10 = zext i12 %add_ln113_9

]]></Node>
<StgValue><ssdm name="zext_ln113_10"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:47 %input_fm_buffer_1_addr_8 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_8"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:116 %bitcast_ln113_8 = bitcast i32 %gmem_addr_15_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln113_8"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:117 %store_ln113 = store i32 %bitcast_ln113_8, i12 %input_fm_buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:118 %gmem_addr_15_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="155" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:48 %add_ln113_10 = add i12 %add_ln113_1, i12 9

]]></Node>
<StgValue><ssdm name="add_ln113_10"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:49 %zext_ln113_11 = zext i12 %add_ln113_10

]]></Node>
<StgValue><ssdm name="zext_ln113_11"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:50 %input_fm_buffer_1_addr_9 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:119 %bitcast_ln113_9 = bitcast i32 %gmem_addr_15_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln113_9"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:120 %store_ln113 = store i32 %bitcast_ln113_9, i12 %input_fm_buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:121 %gmem_addr_15_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="161" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:51 %add_ln113_11 = add i12 %add_ln113_1, i12 10

]]></Node>
<StgValue><ssdm name="add_ln113_11"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:52 %zext_ln113_12 = zext i12 %add_ln113_11

]]></Node>
<StgValue><ssdm name="zext_ln113_12"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:53 %input_fm_buffer_1_addr_10 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_10"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:122 %bitcast_ln113_10 = bitcast i32 %gmem_addr_15_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln113_10"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:123 %store_ln113 = store i32 %bitcast_ln113_10, i12 %input_fm_buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:124 %gmem_addr_15_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="167" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:54 %add_ln113_12 = add i12 %add_ln113_1, i12 11

]]></Node>
<StgValue><ssdm name="add_ln113_12"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:55 %zext_ln113_13 = zext i12 %add_ln113_12

]]></Node>
<StgValue><ssdm name="zext_ln113_13"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:56 %input_fm_buffer_1_addr_11 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_13

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_11"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:125 %bitcast_ln113_11 = bitcast i32 %gmem_addr_15_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln113_11"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:126 %store_ln113 = store i32 %bitcast_ln113_11, i12 %input_fm_buffer_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:127 %gmem_addr_15_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_12"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="173" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:57 %add_ln113_13 = add i12 %add_ln113_1, i12 12

]]></Node>
<StgValue><ssdm name="add_ln113_13"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:58 %zext_ln113_14 = zext i12 %add_ln113_13

]]></Node>
<StgValue><ssdm name="zext_ln113_14"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:59 %input_fm_buffer_1_addr_12 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_12"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:128 %bitcast_ln113_12 = bitcast i32 %gmem_addr_15_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln113_12"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:129 %store_ln113 = store i32 %bitcast_ln113_12, i12 %input_fm_buffer_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:130 %gmem_addr_15_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="179" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:60 %add_ln113_14 = add i12 %add_ln113_1, i12 13

]]></Node>
<StgValue><ssdm name="add_ln113_14"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:61 %zext_ln113_15 = zext i12 %add_ln113_14

]]></Node>
<StgValue><ssdm name="zext_ln113_15"/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:62 %input_fm_buffer_1_addr_13 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_13"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:131 %bitcast_ln113_13 = bitcast i32 %gmem_addr_15_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln113_13"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:132 %store_ln113 = store i32 %bitcast_ln113_13, i12 %input_fm_buffer_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:133 %gmem_addr_15_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="185" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:63 %add_ln113_15 = add i12 %add_ln113_1, i12 14

]]></Node>
<StgValue><ssdm name="add_ln113_15"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:64 %zext_ln113_16 = zext i12 %add_ln113_15

]]></Node>
<StgValue><ssdm name="zext_ln113_16"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:65 %input_fm_buffer_1_addr_14 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_14"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:134 %bitcast_ln113_14 = bitcast i32 %gmem_addr_15_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln113_14"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:135 %store_ln113 = store i32 %bitcast_ln113_14, i12 %input_fm_buffer_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:136 %gmem_addr_15_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="191" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:66 %add_ln113_16 = add i12 %add_ln113_1, i12 15

]]></Node>
<StgValue><ssdm name="add_ln113_16"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:67 %zext_ln113_17 = zext i12 %add_ln113_16

]]></Node>
<StgValue><ssdm name="zext_ln113_17"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:68 %input_fm_buffer_1_addr_15 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_17

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_15"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:137 %bitcast_ln113_15 = bitcast i32 %gmem_addr_15_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln113_15"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:138 %store_ln113 = store i32 %bitcast_ln113_15, i12 %input_fm_buffer_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc26.i:139 %gmem_addr_15_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc26.i:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:69 %add_ln113_17 = add i12 %add_ln113_1, i12 16

]]></Node>
<StgValue><ssdm name="add_ln113_17"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
for.inc26.i:70 %zext_ln113_18 = zext i12 %add_ln113_17

]]></Node>
<StgValue><ssdm name="zext_ln113_18"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i:71 %input_fm_buffer_1_addr_16 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln113_18

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_16"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.i:73 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.i:140 %bitcast_ln113_16 = bitcast i32 %gmem_addr_15_read_16

]]></Node>
<StgValue><ssdm name="bitcast_ln113_16"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc26.i:141 %store_ln113 = store i32 %bitcast_ln113_16, i12 %input_fm_buffer_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.i:146 %br_ln105 = br void %VITIS_LOOP_106_3.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
