- status: 0 - openlane design prep
  runtime_s: 3.44
  runtime_ts: 0h0m3s438ms
- status: 1 - synthesis - yosys
  runtime_s: 2.53
  runtime_ts: 0h0m2s532ms
- status: 2 - sta - openroad
  runtime_s: 0.34
  runtime_ts: 0h0m0s337ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s535ms
- status: 4 - ioplace - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s412ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.43
  runtime_ts: 0h0m0s435ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s538ms
- status: 7 - global placement - openroad
  runtime_s: 2.18
  runtime_ts: 0h0m2s182ms
- status: 8 - sta - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s403ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 1.48
  runtime_ts: 0h0m1s476ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s512ms
- status: 11 - sta - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s682ms
- status: 12 - cts - openroad
  runtime_s: 25.32
  runtime_ts: 0h0m25s318ms
- status: 13 - sta - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s913ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 2.6
  runtime_ts: 0h0m2s600ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 1.86
  runtime_ts: 0h0m1s865ms
- status: 16 - sta - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s684ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 1.64
  runtime_ts: 0h0m1s637ms
- status: 18 - sta - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s516ms
- status: 20 - write verilog - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s398ms
- status: 21 - sta - openroad
  runtime_s: 0.36
  runtime_ts: 0h0m0s362ms
- status: 21 - global routing - openroad
  runtime_s: 0.36
  runtime_ts: 0h0m0s362ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.49
  runtime_ts: 0h0m0s495ms
- status: 23 - detailed_routing - openroad
  runtime_s: 35.02
  runtime_ts: 0h0m35s24ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.33
  runtime_ts: 0h0m0s334ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s533ms
- status: 26 - sta - openroad
  runtime_s: 1.56
  runtime_ts: 0h0m1s558ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s595ms
- status: 28 - sta - openroad
  runtime_s: 1.6
  runtime_ts: 0h0m1s605ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s527ms
- status: 30 - sta - openroad
  runtime_s: 1.65
  runtime_ts: 0h0m1s651ms
- status: 31 - sta - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s517ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s518ms
- status: 33 - gdsii - magic
  runtime_s: 1.23
  runtime_ts: 0h0m1s229ms
- status: 33 - lef - magic
  runtime_s: 1.52
  runtime_ts: 0h0m1s524ms
- status: 34 - gdsii - klayout
  runtime_s: 0.86
  runtime_ts: 0h0m0s858ms
- status: 35 - xor - klayout
  runtime_s: 1.05
  runtime_ts: 0h0m1s50ms
- status: 36 - spice extraction - magic
  runtime_s: 1.11
  runtime_ts: 0h0m1s112ms
- status: 38 - write verilog - openroad
  runtime_s: 0.47
  runtime_ts: 0h0m0s467ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.55
  runtime_ts: 0h0m0s551ms
- status: 39 - lvs - netgen
  runtime_s: 1.33
  runtime_ts: 0h0m1s332ms
- status: 40 - drc - magic
  runtime_s: 1.03
  runtime_ts: 0h0m1s26ms
- status: 41 - antenna check - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s514ms
- status: 42 - erc - circuit validity checker
  runtime_s: 1.56
  runtime_ts: 0h0m1s559ms
---
- status: routed
  runtime_s: 87.0
  runtime_ts: 0h1m27s0ms
- status: flow completed
  runtime_s: 107.0
  runtime_ts: 0h1m47s0ms
