Hinst Name                                                      Module Name                                                           Inst Count           Total Area               Buffer             Inverter        Combinational                 Flop                Latch           Clock Gate                Macro             Physical
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pe_tile_new_unq1                                                                                                                            5187             9727.225               97.373              193.334             5472.634             3963.884                0.000              205.153                0.000                0.000
 cb_bit0                                                        pe_tile_new_unq1_cb_unq2_0                                                    90              221.735                0.000                2.293               55.566              163.876                0.000                5.821                0.000                0.000
  cb_bit0/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0                              1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 cb_bit1                                                        pe_tile_new_unq1_cb_unq2_1                                                    90              222.793                0.000                2.646               55.566              164.581                0.000                6.527                0.000                0.000
  cb_bit1/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2                              1                6.527                0.000                0.000                0.000                6.527                0.000                6.527                0.000                0.000
 cb_bit2                                                        pe_tile_new_unq1_cb_unq2_2                                                    90              222.793                0.000                2.646               55.566              164.581                0.000                6.527                0.000                0.000
  cb_bit2/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3                              1                6.527                0.000                0.000                0.000                6.527                0.000                6.527                0.000                0.000
 cb_cg_en                                                       pe_tile_new_unq1_cb_unq2_3                                                    90              221.911                0.000                2.646               55.566              163.699                0.000                5.645                0.000                0.000
  cb_cg_en/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data0                                                       pe_tile_new_unq1_cb_unq1_0                                                   188              368.676                2.822                3.352              198.803              163.699                0.000                5.645                0.000                0.000
  cb_data0/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data1                                                       pe_tile_new_unq1_cb_unq1_1                                                   190              363.913                4.234                3.175              191.923              164.581                0.000                6.527                0.000                0.000
  cb_data1/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1                              1                6.527                0.000                0.000                0.000                6.527                0.000                6.527                0.000                0.000
 sb_1b                                                          pe_tile_new_unq1_sb_unq2_0                                                   342              885.352                0.000               31.223              258.779              595.350                0.000               18.875                0.000                0.000
  sb_1b/clk_gate_config_sb_reg                                  pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_0                                1                6.527                0.000                0.000                0.000                6.527                0.000                6.527                0.000                0.000
  sb_1b/clk_gate_config_sb_reg_0                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_2                                1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
  sb_1b/clk_gate_config_ungate_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_1                                1                6.527                0.000                0.000                0.000                6.527                0.000                6.527                0.000                0.000
 sb_wide                                                        pe_tile_new_unq1_sb_unq1_0                                                  2233             4136.756               17.993               43.924             2176.600             1898.240                0.000              125.773                0.000                0.000
  sb_wide/clk_gate_config_sb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_0                                1               10.408                0.000                0.000                0.000               10.408                0.000               10.408                0.000                0.000
  sb_wide/clk_gate_config_sb_reg_0                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_2                                1               10.408                0.000                0.000                0.000               10.408                0.000               10.408                0.000                0.000
  sb_wide/clk_gate_config_ungate_reg                            pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_3                                1               10.408                0.000                0.000                0.000               10.408                0.000               10.408                0.000                0.000
  sb_wide/clk_gate_out_0_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_4                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_5                                1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_0_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_6                                1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_0_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_7                                1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_0_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_8                                1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_1_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_9                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_10                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_11                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_12                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_13                               1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_2_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_14                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_15                               1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_2_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_16                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_17                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_18                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_19                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_20                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_21                               1                5.292                0.000                0.000                0.000                5.292                0.000                5.292                0.000                0.000
  sb_wide/clk_gate_out_3_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_22                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_1                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
 test_pe                                                        pe_tile_new_unq1_test_pe_unq1_0                                             1570             2731.907               56.272               96.491             2099.866              479.279                0.000               23.814                0.000                0.000
  test_pe/clk_gate_op_code_reg                                  pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0                           1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
  test_pe/test_debug_bit                                        pe_tile_new_unq1_test_debug_reg_DataWidth1_0                                   2                7.938                0.000                0.000                1.940                5.998                0.000                0.000                0.000                0.000
  test_pe/test_debug_data                                       pe_tile_new_unq1_test_debug_reg_DataWidth16_0                                 53              119.776                0.000                8.467               27.695               83.614                0.000                4.586                0.000                0.000
   test_pe/test_debug_data/clk_gate_debug_val_reg               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_lut                                              pe_tile_new_unq1_test_lut_DataWidth1_0                                        23               58.565                0.000                1.058               13.759               43.747                0.000                4.234                0.000                0.000
   test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg                 pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0                    1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  test_pe/test_opt_reg_a                                        pe_tile_new_unq1_test_opt_reg_DataWidth16_0                                   58              150.293                0.706                1.058               64.915               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_opt_reg_d                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_0                                    11               14.994                0.000                1.588                8.467                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_e                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_1                                    10               13.406                0.000                1.588                6.880                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_f                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_2                                    10               13.406                0.000                1.588                6.880                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_file                                     pe_tile_new_unq1_test_opt_reg_file_DataWidth16_0                              56              150.116                0.706                1.058               64.739               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_        pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0          1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_pe_comp                                          pe_tile_new_unq1_test_pe_comp_unq1_0                                        1080             1787.461               22.050               54.860             1710.551                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/GEN_ADD_0__full_add                     pe_tile_new_unq1_test_full_add_DataWidth16_0                                  24               75.499                0.000                1.058               74.441                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J4_122_5729 pe_tile_new_unq1_test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0_0          24               75.499                0.000                1.058               74.441                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/cmpr                                    pe_tile_new_unq1_test_cmpr_0                                                   9               10.937                0.000                1.588                9.349                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_mult_add                           pe_tile_new_unq1_test_mult_add_DataWidth16_0                                 618             1216.278               17.111               14.818             1184.350                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/test_mult_add/mult_x_1                 pe_tile_new_unq1_test_mult_add_DataWidth16_DW_mult_tc_1_0                    616             1213.985               17.111               14.818             1182.056                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_shifter                            pe_tile_new_unq1_test_shifter_unq1_DataWidth16_0                             137              160.700                0.000                2.822              157.878                0.000                0.000                0.000                0.000                0.000
