

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    216|    -|
|Register         |        -|    -|      93|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      93|    336|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+----------------+
    |             Instance            |            Module            |   Expression   |
    +---------------------------------+------------------------------+----------------+
    |am_addmul_7ns_7ns_9ns_17_4_1_U1  |am_addmul_7ns_7ns_9ns_17_4_1  |  (i0 + i1) * i2|
    +---------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_219_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln17_2_fu_231_p2   |         +|   0|  0|  20|          15|           8|
    |next_urem13_fu_203_p2  |         +|   0|  0|  14|           7|           1|
    |next_urem_fu_209_p2    |         +|   0|  0|  14|           7|           1|
    |empty_11_fu_266_p2     |      icmp|   0|  0|  14|           7|           3|
    |empty_fu_254_p2        |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln17_fu_186_p2    |      icmp|   0|  0|  14|           7|           6|
    |idx_urem14_fu_259_p3   |    select|   0|  0|   7|           1|           7|
    |idx_urem_fu_271_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 120|          60|          38|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_urem12_load  |  14|          3|    7|         21|
    |ap_sig_allocacmp_phi_urem_load    |  14|          3|    7|         21|
    |data_1_address0                   |  14|          3|    7|         21|
    |data_1_d0                         |  14|          3|   32|         96|
    |data_2_address0                   |  14|          3|    7|         21|
    |data_2_d0                         |  14|          3|   32|         96|
    |data_address0                     |  14|          3|    7|         21|
    |data_d0                           |  14|          3|   32|         96|
    |i_fu_74                           |   9|          2|    7|         14|
    |phi_mul_fu_70                     |   9|          2|   15|         30|
    |phi_urem12_fu_62                  |   9|          2|    7|         14|
    |phi_urem_fu_66                    |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 216|         47|  180|        492|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_reg_348                       |   7|   0|    7|          0|
    |i_fu_74                           |   7|   0|    7|          0|
    |icmp_ln17_reg_354                 |   1|   0|    1|          0|
    |idx_urem14_reg_379                |   7|   0|    7|          0|
    |idx_urem_reg_384                  |   7|   0|    7|          0|
    |next_urem13_reg_362               |   7|   0|    7|          0|
    |next_urem_reg_368                 |   7|   0|    7|          0|
    |phi_mul_fu_70                     |  15|   0|   15|          0|
    |phi_urem12_fu_62                  |   7|   0|    7|          0|
    |phi_urem_fu_66                    |   7|   0|    7|          0|
    |tmp_1_reg_389                     |   7|   0|    7|          0|
    |trunc_ln17_reg_358                |   2|   0|    2|          0|
    |trunc_ln17_reg_358_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln20_reg_374                |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  93|   0|   93|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|az_address0      |  out|    7|   ap_memory|                             az|         array|
|az_ce0           |  out|    1|   ap_memory|                             az|         array|
|az_we0           |  out|    1|   ap_memory|                             az|         array|
|az_d0            |  out|    3|   ap_memory|                             az|         array|
|data_2_address0  |  out|    7|   ap_memory|                         data_2|         array|
|data_2_ce0       |  out|    1|   ap_memory|                         data_2|         array|
|data_2_we0       |  out|    1|   ap_memory|                         data_2|         array|
|data_2_d0        |  out|   32|   ap_memory|                         data_2|         array|
|data_1_address0  |  out|    7|   ap_memory|                         data_1|         array|
|data_1_ce0       |  out|    1|   ap_memory|                         data_1|         array|
|data_1_we0       |  out|    1|   ap_memory|                         data_1|         array|
|data_1_d0        |  out|   32|   ap_memory|                         data_1|         array|
|data_address0    |  out|    7|   ap_memory|                           data|         array|
|data_ce0         |  out|    1|   ap_memory|                           data|         array|
|data_we0         |  out|    1|   ap_memory|                           data|         array|
|data_d0          |  out|   32|   ap_memory|                           data|         array|
+-----------------+-----+-----+------------+-------------------------------+--------------+

