// Seed: 2551657599
module module_0 (
    input tri0 id_0,
    output supply1 id_1
    , id_7,
    input tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5
);
  tri1 id_8 = 1'h0 > id_4;
  wire id_9;
  assign id_1 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    inout tri0 id_3,
    input wire id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    inout tri id_11,
    input tri id_12,
    inout uwire id_13,
    output uwire id_14,
    output wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    output tri id_20,
    output tri1 id_21,
    output supply1 id_22,
    input tri1 id_23,
    output wire id_24,
    output wire id_25,
    output supply1 id_26,
    input tri id_27,
    output tri id_28,
    output supply0 id_29,
    input uwire id_30,
    input uwire id_31
    , id_39,
    input uwire id_32,
    output wor id_33,
    input wor id_34,
    input uwire id_35,
    input uwire id_36,
    output supply0 id_37
);
  assign id_0 = id_30;
  logic ["" : -1] id_40;
  ;
  module_0 modCall_1 (
      id_34,
      id_14,
      id_35,
      id_2,
      id_4,
      id_10
  );
endmodule
