Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 19:22:13 2022
| Host         : Brent_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                  Violations  
------  --------  -------------------------------------------  ----------  
XDCB-5  Warning   Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.090        0.000                      0                 6607        0.038        0.000                      0                 6576       -0.555       -1.091                       9                  3003  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_fpga_0     {0.000 5.000}        10.000          100.000         
clk_fpga_1     {0.000 4.000}        8.000           125.000         
  CLKFBIN      {0.000 4.000}        8.000           125.000         
  PixelClkIO   {0.000 4.000}        8.000           125.000         
  SerialClkIO  {0.000 0.800}        1.600           625.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           1.090        0.000                      0                 5579        0.043        0.000                      0                 5579        4.020        0.000                       0                  2443  
clk_fpga_1           2.799        0.000                      0                  955        0.038        0.000                      0                  955        2.000        0.000                       0                   538  
  CLKFBIN                                                                                                                                                        6.751        0.000                       0                     2  
  PixelClkIO                                                                                                                                                     5.845        0.000                       0                    10  
  SerialClkIO                                                                                                                                                   -0.555       -1.091                       9                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          6.630        0.000                      0                   10                                                                        
clk_fpga_0    clk_fpga_1          8.549        0.000                      0                   21                                                                        
clk_fpga_1    PixelClkIO          3.611        0.000                      0                   38        0.085        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               6.219        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        clk_fpga_1    clk_fpga_0    
(none)                      clk_fpga_1    
(none)        clk_fpga_0    clk_fpga_1    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        SerialClkIO                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.218ns (25.402%)  route 6.514ns (74.598%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.496     4.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.016 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_11/O
                         net (fo=6, routed)           1.174     6.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[1]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14/O
                         net (fo=1, routed)           0.000     6.314    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14_n_3
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.846 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8_n_3
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.003 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_4/CO[1]
                         net (fo=24, routed)          0.969     7.972    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260_reg[1]_2[0]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.329     8.301 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_19/O
                         net (fo=2, routed)           0.495     8.796    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_19_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.920 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_10/O
                         net (fo=9, routed)           0.966     9.886    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter12_reg_5
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.010 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[0]_i_6/O
                         net (fo=1, routed)           0.850    10.860    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[0]_i_6_n_3
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.984 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[0]_i_2/O
                         net (fo=1, routed)           0.563    11.548    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[0]_i_2_n_3
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.672 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[0]_i_1/O
                         net (fo=1, routed)           0.000    11.672    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]_1
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.477    12.656    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y59         FDSE (Setup_fdse_C_D)        0.031    12.762    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.454ns (18.144%)  route 6.560ns (81.856%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.517     4.913    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.148     5.061 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_15/O
                         net (fo=6, routed)           1.404     6.465    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[8]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.328     6.793 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2/O
                         net (fo=2, routed)           0.598     7.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2_n_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_1/O
                         net (fo=3, routed)           0.784     8.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_fu_1135_p2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.424 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3/O
                         net (fo=20, routed)          0.832     9.256    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3_n_3
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.380 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_1/O
                         net (fo=12, routed)          0.489     9.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.150    10.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V_loc_0_fu_288[10]_i_1/O
                         net (fo=11, routed)          0.934    10.954    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_n_325
    SLICE_X55Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.528    12.707    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X55Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[0]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.409    12.273    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[0]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_2_0_0_0364_lcssa462_fu_260_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 2.414ns (28.478%)  route 6.063ns (71.522%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.496     4.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.016 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_11/O
                         net (fo=6, routed)           1.174     6.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[1]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14/O
                         net (fo=1, routed)           0.000     6.314    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14_n_3
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.846 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8_n_3
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_4/CO[1]
                         net (fo=24, routed)          0.904     7.907    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X33Y59         LUT2 (Prop_lut2_I1_O)        0.323     8.230 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_8/O
                         net (fo=3, routed)           0.662     8.892    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260_reg[7]
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.326     9.218 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[4]_i_3/O
                         net (fo=8, routed)           0.610     9.828    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[4]_i_3_n_3
    SLICE_X40Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.952 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_17/O
                         net (fo=2, routed)           0.727    10.679    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_17_n_3
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.803 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_7/O
                         net (fo=1, routed)           0.490    11.293    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_7_n_3
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.417 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_2_0_0_0364_lcssa462_fu_260[7]_i_2/O
                         net (fo=1, routed)           0.000    11.417    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_p_0_2_0_0_0363_out_o[3]
    SLICE_X40Y60         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_2_0_0_0364_lcssa462_fu_260_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.477    12.656    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X40Y60         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_2_0_0_0364_lcssa462_fu_260_reg[7]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_2_0_0_0364_lcssa462_fu_260_reg[7]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 1.454ns (18.466%)  route 6.420ns (81.534%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.517     4.913    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.148     5.061 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_15/O
                         net (fo=6, routed)           1.404     6.465    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[8]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.328     6.793 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2/O
                         net (fo=2, routed)           0.598     7.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2_n_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_1/O
                         net (fo=3, routed)           0.784     8.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_fu_1135_p2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.424 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3/O
                         net (fo=20, routed)          0.832     9.256    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3_n_3
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.380 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_1/O
                         net (fo=12, routed)          0.489     9.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.150    10.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V_loc_0_fu_288[10]_i_1/O
                         net (fo=11, routed)          0.794    10.814    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_n_325
    SLICE_X55Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.526    12.705    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X55Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[9]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.409    12.271    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[9]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.454ns (18.700%)  route 6.321ns (81.300%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.517     4.913    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.148     5.061 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_15/O
                         net (fo=6, routed)           1.404     6.465    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[8]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.328     6.793 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2/O
                         net (fo=2, routed)           0.598     7.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2_n_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_1/O
                         net (fo=3, routed)           0.784     8.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_fu_1135_p2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.424 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3/O
                         net (fo=20, routed)          0.832     9.256    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3_n_3
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.380 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_1/O
                         net (fo=12, routed)          0.489     9.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.150    10.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V_loc_0_fu_288[10]_i_1/O
                         net (fo=11, routed)          0.696    10.715    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_n_325
    SLICE_X52Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.459    12.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[3]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y66         FDRE (Setup_fdre_C_CE)      -0.409    12.204    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[3]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.454ns (18.700%)  route 6.321ns (81.300%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.517     4.913    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.148     5.061 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_15/O
                         net (fo=6, routed)           1.404     6.465    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[8]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.328     6.793 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2/O
                         net (fo=2, routed)           0.598     7.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2_n_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_1/O
                         net (fo=3, routed)           0.784     8.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_fu_1135_p2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.424 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3/O
                         net (fo=20, routed)          0.832     9.256    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3_n_3
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.380 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_1/O
                         net (fo=12, routed)          0.489     9.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.150    10.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V_loc_0_fu_288[10]_i_1/O
                         net (fo=11, routed)          0.696    10.715    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_n_325
    SLICE_X52Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.459    12.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X52Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[8]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y66         FDRE (Setup_fdre_C_CE)      -0.409    12.204    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[8]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.160ns (28.226%)  route 5.493ns (71.774%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.496     4.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.016 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_11/O
                         net (fo=6, routed)           1.174     6.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[1]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14/O
                         net (fo=1, routed)           0.000     6.314    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14_n_3
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.846 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8_n_3
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.003 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_4/CO[1]
                         net (fo=24, routed)          0.799     7.802    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.323     8.125 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_2/O
                         net (fo=17, routed)          0.585     8.709    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/E[0]
    SLICE_X34Y58         LUT5 (Prop_lut5_I1_O)        0.326     9.035 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_2/O
                         net (fo=9, routed)           0.763     9.798    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_2520
    SLICE_X39Y61         LUT3 (Prop_lut3_I2_O)        0.118     9.916 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_1/O
                         net (fo=5, routed)           0.676    10.593    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]_0
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.477    12.656    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y59         FDSE (Setup_fdse_C_S)       -0.631    12.100    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.160ns (28.226%)  route 5.493ns (71.774%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.496     4.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.016 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_11/O
                         net (fo=6, routed)           1.174     6.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[1]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14/O
                         net (fo=1, routed)           0.000     6.314    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14_n_3
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.846 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8_n_3
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.003 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_4/CO[1]
                         net (fo=24, routed)          0.799     7.802    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.323     8.125 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_2/O
                         net (fo=17, routed)          0.585     8.709    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/E[0]
    SLICE_X34Y58         LUT5 (Prop_lut5_I1_O)        0.326     9.035 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_2/O
                         net (fo=9, routed)           0.763     9.798    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_2520
    SLICE_X39Y61         LUT3 (Prop_lut3_I2_O)        0.118     9.916 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_1/O
                         net (fo=5, routed)           0.676    10.593    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]_0
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.477    12.656    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[4]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y59         FDSE (Setup_fdse_C_S)       -0.631    12.100    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[4]
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.160ns (28.226%)  route 5.493ns (71.774%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.496     4.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.016 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_11/O
                         net (fo=6, routed)           1.174     6.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[1]
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14/O
                         net (fo=1, routed)           0.000     6.314    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_14_n_3
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.846 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.846    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_8_n_3
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.003 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450_reg[15]_i_4/CO[1]
                         net (fo=24, routed)          0.799     7.802    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.323     8.125 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/x_fu_450[15]_i_2/O
                         net (fo=17, routed)          0.585     8.709    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/E[0]
    SLICE_X34Y58         LUT5 (Prop_lut5_I1_O)        0.326     9.035 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_2/O
                         net (fo=9, routed)           0.763     9.798    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_2520
    SLICE_X39Y61         LUT3 (Prop_lut3_I2_O)        0.118     9.916 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_0_0_0_0_0360_lcssa456_fu_252[7]_i_1/O
                         net (fo=5, routed)           0.676    10.593    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[0]_0
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.477    12.656    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X40Y59         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[5]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y59         FDSE (Setup_fdse_C_S)       -0.631    12.100    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/p_0_0_0_0_0360_lcssa456_fu_252_reg[5]
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 1.454ns (18.776%)  route 6.290ns (81.224%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.646     2.940    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=59, routed)          1.517     4.913    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.148     5.061 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/q0_reg_i_15/O
                         net (fo=6, routed)           1.404     6.465    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/B[8]
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.328     6.793 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2/O
                         net (fo=2, routed)           0.598     7.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_2_n_3
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3153[0]_i_1/O
                         net (fo=3, routed)           0.784     8.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_fu_1135_p2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.424 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3/O
                         net (fo=20, routed)          0.832     9.256    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_3_n_3
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.380 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V[10]_i_1/O
                         net (fo=12, routed)          0.489     9.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.150    10.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/xBar_V_loc_0_fu_288[10]_i_1/O
                         net (fo=11, routed)          0.665    10.684    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422_n_325
    SLICE_X53Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.456    12.635    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_clk
    SLICE_X53Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[10]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.409    12.201    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/xBar_V_loc_0_fu_288_reg[10]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  1.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.556     0.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[13]/Q
                         net (fo=1, routed)           0.101     1.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259[13]
    SLICE_X38Y54         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.824     1.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X38Y54         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[13]_srl3/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.461%)  route 0.268ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.268     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDSE (Hold_fdse_C_S)         0.009     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.461%)  route 0.268ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.268     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDSE (Hold_fdse_C_S)         0.009     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.556     0.892    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_reg[10]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259[10]
    SLICE_X38Y54         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.824     1.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X38Y54         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[10]_srl3/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.022    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_3259_pp0_iter9_reg_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_pp0_iter10_reg_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X43Y52         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_reg[4]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_reg_n_3_[4]
    SLICE_X42Y52         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_pp0_iter10_reg_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.825     1.191    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X42Y52         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_pp0_iter10_reg_reg[4]_srl3/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.023    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398_pp0_iter10_reg_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.371ns (67.164%)  route 0.181ns (32.836%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=6, routed)           0.181     1.237    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[3]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.391 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.392    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.445 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.445    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_7
    SLICE_X42Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X42Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter10_reg_reg[7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter2_reg_reg[7]/Q
                         net (fo=2, routed)           0.110     1.167    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter2_reg[7]
    SLICE_X38Y53         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter10_reg_reg[7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.824     1.190    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X38Y53         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter10_reg_reg[7]_srl8/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/r_reg_3195_pp0_iter10_reg_reg[7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[4]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.555     0.891    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X47Y57         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[21]/Q
                         net (fo=3, routed)           0.068     1.100    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tmp_4_fu_2272_p3[0]
    SLICE_X46Y57         SRLC32E                                      r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[4]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.823     1.189    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_clk
    SLICE_X46Y57         SRLC32E                                      r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[4]_srl17/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X46Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/bSerie_V_reg[4]_srl17
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.296%)  route 0.270ns (65.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.270     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/areset_d1
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.384ns (67.919%)  route 0.181ns (32.081%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=6, routed)           0.181     1.237    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[3]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.391 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.392    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.458 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.458    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_5
    SLICE_X42Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X42Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18    design_1_i/v_tpg_0/inst/p_reg_reg_i_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     design_1_i/v_tpg_0/inst/p_reg_reg_i_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/q1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y26     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y17     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.573ns (12.972%)  route 3.844ns (87.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 11.025 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.905     3.199    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.758     4.413    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.117     4.530 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          3.086     7.616    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846    11.025    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.247    11.272    
                         clock uncertainty           -0.125    11.147    
    SLICE_X108Y129       FDRE (Setup_fdre_C_R)       -0.732    10.415    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.573ns (12.972%)  route 3.844ns (87.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 11.025 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.905     3.199    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.758     4.413    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.117     4.530 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          3.086     7.616    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X108Y129       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846    11.025    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.247    11.272    
                         clock uncertainty           -0.125    11.147    
    SLICE_X108Y129       FDSE (Setup_fdse_C_S)       -0.732    10.415    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.573ns (12.972%)  route 3.844ns (87.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 11.025 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.905     3.199    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.758     4.413    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.117     4.530 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          3.086     7.616    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846    11.025    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.247    11.272    
                         clock uncertainty           -0.125    11.147    
    SLICE_X108Y129       FDRE (Setup_fdre_C_R)       -0.732    10.415    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.250ns (25.994%)  route 3.559ns (74.006%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.008     4.723    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.417     6.264    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X46Y99         LUT4 (Prop_lut4_I2_O)        0.153     6.417 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.718     7.135    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.331     7.466 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.416     7.882    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     8.006    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.641    10.820    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.247    11.067    
                         clock uncertainty           -0.125    10.942    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)        0.031    10.973    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.245ns (25.917%)  route 3.559ns (74.083%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.008     4.723    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.417     6.264    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X46Y99         LUT4 (Prop_lut4_I2_O)        0.153     6.417 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.718     7.135    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.331     7.466 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.416     7.882    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.119     8.001 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     8.001    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.641    10.820    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.247    11.067    
                         clock uncertainty           -0.125    10.942    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)        0.075    11.017    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.573ns (13.405%)  route 3.701ns (86.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 11.028 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.905     3.199    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X83Y116        FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456     3.655 f  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.758     4.413    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.117     4.530 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          2.943     7.473    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X110Y129       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.849    11.028    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.247    11.275    
                         clock uncertainty           -0.125    11.150    
    SLICE_X110Y129       FDSE (Setup_fdse_C_S)       -0.637    10.513    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.795ns (19.003%)  route 3.388ns (80.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 10.927 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.008     4.723    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.417     6.264    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X46Y99         LUT4 (Prop_lut4_I2_O)        0.153     6.417 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.964     7.380    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.747    10.927    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.283    11.209    
                         clock uncertainty           -0.125    11.084    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.650    10.434    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.250ns (26.636%)  route 3.443ns (73.364%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.008     4.723    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124     4.847 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.417     6.264    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X46Y99         LUT4 (Prop_lut4_I2_O)        0.153     6.417 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.718     7.135    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.331     7.466 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.300     7.766    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.890 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     7.890    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.641    10.820    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.247    11.067    
                         clock uncertainty           -0.125    10.942    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)        0.031    10.973    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.032ns (25.381%)  route 3.034ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 10.884 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.869     4.584    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X55Y103        LUT4 (Prop_lut4_I3_O)        0.152     4.736 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=100, routed)         1.243     5.980    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X57Y111        LUT5 (Prop_lut5_I2_O)        0.362     6.342 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.921     7.263    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.705    10.884    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.247    11.131    
                         clock uncertainty           -0.125    11.006    
    SLICE_X57Y115        FDRE (Setup_fdre_C_R)       -0.632    10.374    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.032ns (25.381%)  route 3.034ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 10.884 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     3.715 f  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.869     4.584    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X55Y103        LUT4 (Prop_lut4_I3_O)        0.152     4.736 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=100, routed)         1.243     5.980    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X57Y111        LUT5 (Prop_lut5_I2_O)        0.362     6.342 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.921     7.263    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.705    10.884    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.247    11.131    
                         clock uncertainty           -0.125    11.006    
    SLICE_X57Y115        FDRE (Setup_fdre_C_R)       -0.632    10.374    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  3.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.331ns (67.272%)  route 0.161ns (32.728%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.385 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.385    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[4]
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.342ns (67.987%)  route 0.161ns (32.013%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.396 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.396    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[6]
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.367ns (69.503%)  route 0.161ns (30.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.421 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.421    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[5]
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.367ns (69.503%)  route 0.161ns (30.497%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.421 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.421    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[7]
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.370ns (69.675%)  route 0.161ns (30.325%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.370 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.370    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.424 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.424    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[8]
    SLICE_X44Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.381ns (70.291%)  route 0.161ns (29.709%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X45Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.160     1.194    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_0[1]
    SLICE_X44Y99         LUT2 (Prop_lut2_I1_O)        0.044     1.238 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i[3]_i_2_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.330 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[3]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.370 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.370    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[7]_i_1_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.435 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/grdc.rd_data_count_i_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.435    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[10]
    SLICE_X44Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.138%)  route 0.178ns (55.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.634     0.970    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X51Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/Q
                         net (fo=20, routed)          0.178     1.289    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly
    SLICE_X49Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.910     1.276    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X49Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_CE)       -0.039     1.198    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.287%)  route 0.356ns (65.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X52Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.356     1.386    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.431 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.907     1.273    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.635     0.971    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=5, routed)           0.156     1.255    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.099     1.354 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X52Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.091%)  route 0.157ns (40.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.635     0.971    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=5, routed)           0.157     1.256    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X52Y99         LUT5 (Prop_lut5_I3_O)        0.099     1.355 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X52Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091     1.243    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y20    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X113Y47   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.555ns,  Total Violation       -1.091ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.600       -0.555     BUFGCTRL_X0Y1   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.600       -0.067     OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.600       0.351      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.600       158.400    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.630ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.323ns  (logic 0.456ns (34.469%)  route 0.867ns (65.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.867     1.323    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.129%)  route 0.576ns (57.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.576     0.995    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.270     7.730    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.802%)  route 0.476ns (53.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.476     0.895    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.267     7.733    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.102%)  route 0.602ns (56.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.602     1.058    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.275%)  route 0.506ns (54.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.506     0.925    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)       -0.222     7.778    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.437%)  route 0.446ns (51.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.270     7.730    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.388%)  route 0.595ns (56.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     1.051    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X38Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)       -0.045     7.955    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.903%)  route 0.458ns (50.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.458     0.914    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.093     7.907    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.487%)  route 0.447ns (49.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.447     0.903    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.093     7.907    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.666%)  route 0.444ns (49.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.444     0.900    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.093     7.907    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  7.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.549ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.183ns  (logic 0.419ns (35.421%)  route 0.764ns (64.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.764     1.183    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X52Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.317%)  route 0.626ns (56.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.626     1.104    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X46Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)       -0.218     9.782    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.938%)  route 0.630ns (60.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.630     1.049    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.443%)  route 0.574ns (54.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.574     1.052    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)       -0.264     9.736    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.729%)  route 0.753ns (62.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.753     1.209    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.546%)  route 0.614ns (59.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.614     1.033    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.647%)  route 0.593ns (55.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.593     1.071    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X46Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.199%)  route 0.574ns (57.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.574     0.993    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X44Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.599%)  route 0.643ns (55.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100                                     0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.643     1.161    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X44Y97         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.244%)  route 0.597ns (58.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.762    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.419ns (6.489%)  route 6.038ns (93.511%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.038     9.797    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    14.538    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.653    
                         clock uncertainty           -0.221    14.432    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.408    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.419ns (6.549%)  route 5.979ns (93.451%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 14.537 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     9.738    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    14.537    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.652    
                         clock uncertainty           -0.221    14.431    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.407    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.419ns (6.642%)  route 5.889ns (93.358%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.889     9.648    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    14.538    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    14.653    
                         clock uncertainty           -0.221    14.432    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.408    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.419ns (6.722%)  route 5.814ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 14.537 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.814     9.573    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    14.537    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    14.652    
                         clock uncertainty           -0.221    14.431    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.407    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.419ns (6.723%)  route 5.813ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 14.537 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.813     9.572    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    14.537    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.652    
                         clock uncertainty           -0.221    14.431    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.407    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.419ns (6.769%)  route 5.771ns (93.231%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 14.537 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.771     9.530    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    14.537    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    14.652    
                         clock uncertainty           -0.221    14.431    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.407    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 0.419ns (6.847%)  route 5.700ns (93.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 14.535 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.700     9.459    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    14.535    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.115    14.650    
                         clock uncertainty           -0.221    14.429    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.405    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.419ns (6.861%)  route 5.688ns (93.139%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 14.535 - 8.000 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         2.046     3.340    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     3.759 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.688     9.447    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    14.535    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.650    
                         clock uncertainty           -0.221    14.429    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.405    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.456ns (7.264%)  route 5.821ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 14.535 - 8.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X88Y118        FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.821     9.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    14.535    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.650    
                         clock uncertainty           -0.221    14.429    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    13.804    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PixelClkIO rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 0.456ns (7.484%)  route 5.637ns (92.516%))
  Logic Levels:           0  
  Clock Path Skew:        3.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 14.535 - 8.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.902     3.196    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X88Y119        FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDSE (Prop_fdse_C_Q)         0.456     3.652 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.637     9.289    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.634    10.813    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.896 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    12.617    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.708 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    14.535    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.115    14.650    
                         clock uncertainty           -0.221    14.429    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    13.804    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.418ns (9.573%)  route 3.948ns (90.427%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.263ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846     3.025    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y120       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.418     3.443 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.948     7.392    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.148    
                         clock uncertainty            0.221     7.370    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     7.307    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           7.392    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.418ns (9.564%)  route 3.953ns (90.436%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.263ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846     3.025    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y120       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDSE (Prop_fdse_C_Q)         0.418     3.443 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.953     7.396    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.148    
                         clock uncertainty            0.221     7.370    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     7.307    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           7.396    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.367ns (8.381%)  route 4.012ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.848     3.027    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y128       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDSE (Prop_fdse_C_Q)         0.367     3.394 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.012     7.406    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     7.265    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.115     7.150    
                         clock uncertainty            0.221     7.372    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     7.309    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -7.309    
                         arrival time                           7.406    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.385ns (9.052%)  route 3.868ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846     3.025    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDRE (Prop_fdre_C_Q)         0.385     3.410 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.868     7.278    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     7.265    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.150    
                         clock uncertainty            0.221     7.372    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.201     7.171    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.171    
                         arrival time                           7.278    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.367ns (8.107%)  route 4.160ns (91.893%))
  Logic Levels:           0  
  Clock Path Skew:        4.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.261ns
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.710     2.889    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X88Y118        FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDSE (Prop_fdse_C_Q)         0.367     3.256 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.160     7.416    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     7.261    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.146    
                         clock uncertainty            0.221     7.368    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     7.305    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.305    
                         arrival time                           7.416    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.418ns (9.402%)  route 4.028ns (90.598%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.265ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.846     3.025    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDRE (Prop_fdre_C_Q)         0.418     3.443 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.028     7.471    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     7.265    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.115     7.150    
                         clock uncertainty            0.221     7.372    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     7.309    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -7.309    
                         arrival time                           7.471    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.164ns (7.374%)  route 2.060ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.708     1.044    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDSE (Prop_fdse_C_Q)         0.164     1.208 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.060     3.268    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.869     1.235    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.221     3.082    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.101    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.418ns (9.393%)  route 4.032ns (90.607%))
  Logic Levels:           0  
  Clock Path Skew:        4.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.263ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.845     3.024    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y121       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDSE (Prop_fdse_C_Q)         0.418     3.442 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.032     7.474    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.115     7.148    
                         clock uncertainty            0.221     7.370    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     7.307    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           7.474    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.128ns (5.857%)  route 2.057ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.708     1.044    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y128       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.128     1.172 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.057     3.229    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.869     1.235    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.891    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.030     2.861    
                         clock uncertainty            0.221     3.082    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.047    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.128ns (5.727%)  route 2.107ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.657     0.993    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X88Y119        FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDSE (Prop_fdse_C_Q)         0.128     1.121 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.107     3.228    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.869     1.235    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.288 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.880    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.889    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.030     2.859    
                         clock uncertainty            0.221     3.080    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.045    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.882     3.176    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     3.654 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.234    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.702    10.882    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.273    11.154    
                         clock uncertainty           -0.125    11.029    
    SLICE_X113Y46        FDCE (Recov_fdce_C_CLR)     -0.576    10.453    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.882     3.176    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     3.654 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.234    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.702    10.882    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.273    11.154    
                         clock uncertainty           -0.125    11.029    
    SLICE_X113Y46        FDCE (Recov_fdce_C_CLR)     -0.576    10.453    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.882     3.176    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     3.654 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.234    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.702    10.882    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.273    11.154    
                         clock uncertainty           -0.125    11.029    
    SLICE_X113Y46        FDCE (Recov_fdce_C_CLR)     -0.576    10.453    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_1 rise@8.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.882     3.176    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     3.654 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.234    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.702    10.882    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.273    11.154    
                         clock uncertainty           -0.125    11.029    
    SLICE_X113Y46        FDPE (Recov_fdpe_C_PRE)     -0.530    10.499    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  6.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.642     0.978    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.308    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.913     1.279    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.288     0.991    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.145     0.846    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.642     0.978    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.308    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.913     1.279    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.288     0.991    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.145     0.846    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.642     0.978    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.308    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.913     1.279    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.288     0.991    
    SLICE_X113Y46        FDCE (Remov_fdce_C_CLR)     -0.145     0.846    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.642     0.978    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.308    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y46        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.913     1.279    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.288     0.991    
    SLICE_X113Y46        FDPE (Remov_fdpe_C_PRE)     -0.148     0.843    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.182ns  (logic 0.124ns (5.682%)  route 2.058ns (94.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.058     2.058    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.651     2.830    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.045ns (5.014%)  route 0.852ns (94.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.852     0.852    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y109        LUT1 (Prop_lut1_I0_O)        0.045     0.897 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.897    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.909     1.275    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay          1569 Endpoints
Min Delay          1569 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 3.409ns (29.555%)  route 8.125ns (70.445%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.867    14.463    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.518     2.697    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 3.409ns (29.555%)  route 8.125ns (70.445%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.867    14.463    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.518     2.697    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 3.409ns (29.555%)  route 8.125ns (70.445%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.867    14.463    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.518     2.697    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 3.409ns (29.555%)  route 8.125ns (70.445%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.867    14.463    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.518     2.697    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.517     2.696    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.517     2.696    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.519     2.698    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.519     2.698    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.519     2.698    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.471ns  (logic 3.409ns (29.719%)  route 8.062ns (70.281%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.635     2.929    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.478     3.407 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[1]/Q
                         net (fo=20, routed)          3.146     6.553    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width_reg[15]_0[1]
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.295     6.848 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     6.848    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg[5]_i_6_n_3
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.380 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.380    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_3_n_3
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.693 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_return_int_reg_reg[5]_i_2/O[3]
                         net (fo=6, routed)           0.888     8.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/trunc_ln_fu_208_p4[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I0_O)        0.306     8.887 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224/ap_return_int_reg[9]_i_3/O
                         net (fo=9, routed)           1.166    10.054    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/int_width_reg[8]
    SLICE_X26Y67         LUT3 (Prop_lut3_I1_O)        0.152    10.206 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_40/O
                         net (fo=1, routed)           0.290    10.495    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_1
    SLICE_X26Y67         LUT5 (Prop_lut5_I1_O)        0.348    10.843 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_20/O
                         net (fo=4, routed)           0.425    11.268    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/grp_tpgPatternCrossHatch_fu_1038/grp_reg_ap_uint_10_s_fu_224_ap_return[9]
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19/O
                         net (fo=1, routed)           0.000    11.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2[9]_i_19_n_3
    SLICE_X27Y67         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.756 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/xCount_V_2_reg[9]_i_7/CO[0]
                         net (fo=15, routed)          0.862    12.618    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/icmp_ln1064_1_reg_586_reg[0]_1[0]
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.373    12.991 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5/O
                         net (fo=1, routed)           0.482    13.472    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_5_n_3
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.596 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1/O
                         net (fo=10, routed)          0.803    14.400    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.519     2.698    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/ap_clk
    SLICE_X28Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.215%)  route 0.122ns (48.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.570     0.906    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[3]/Q
                         net (fo=3, routed)           0.122     1.156    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[3]
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.211%)  route 0.143ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.552     0.888    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[1]/Q
                         net (fo=3, routed)           0.143     1.159    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[1]
    SLICE_X32Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.816     1.182    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X32Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.805%)  route 0.140ns (52.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.568     0.904    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.128     1.032 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[13]/Q
                         net (fo=3, routed)           0.140     1.171    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[13]
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.916%)  route 0.145ns (53.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.568     0.904    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.128     1.032 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[9]/Q
                         net (fo=3, routed)           0.145     1.176    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[9]
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.014%)  route 0.144ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.570     0.906    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/Q
                         net (fo=3, routed)           0.144     1.178    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[5]
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.851%)  route 0.145ns (53.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.570     0.906    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X31Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/Q
                         net (fo=3, routed)           0.145     1.179    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[7]
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X31Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.568     0.904    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y80         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[12]/Q
                         net (fo=3, routed)           0.158     1.203    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[12]
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.936%)  route 0.159ns (53.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.570     0.906    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[10]/Q
                         net (fo=3, routed)           0.159     1.206    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[10]
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.026%)  route 0.165ns (53.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.570     0.906    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y82         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[14]/Q
                         net (fo=3, routed)           0.165     1.212    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/D[14]
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.835     1.201    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/d_read_reg_22_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.548     0.884    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/Q
                         net (fo=8, routed)           0.168     1.193    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[15]_0[4]
    SLICE_X35Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.238 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[4]_i_1/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize0[4]
    SLICE_X35Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.813     1.179    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.518ns (41.792%)  route 0.721ns (58.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.903     3.197    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X54Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=3, routed)           0.721     4.436    design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/src_in
    SLICE_X46Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.652     2.831    design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X46Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.518ns (60.871%)  route 0.333ns (39.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.843     3.137    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X42Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.333     3.988    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.653     2.832    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.091%)  route 0.169ns (56.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.169     1.272    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.951%)  route 0.140ns (46.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.638     0.974    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X42Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.140     1.278    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.910     1.276    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.504%)  route 0.162ns (53.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.162     1.278    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.664%)  route 0.168ns (54.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.638     0.974    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X40Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.168     1.283    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.910     1.276    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.524%)  route 0.180ns (58.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.180     1.283    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.496%)  route 0.180ns (58.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.180     1.283    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.169     1.285    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.145%)  route 0.208ns (61.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.208     1.311    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.847%)  route 0.222ns (61.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.222     1.338    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.910     1.276    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.632%)  route 0.224ns (61.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.224     1.340    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X38Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.124ns (2.956%)  route 4.071ns (97.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.543     3.543    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y118       LUT1 (Prop_lut1_I0_O)        0.124     3.667 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.195    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y118       FDPE                                         f  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.850     3.029    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.124ns (2.956%)  route 4.071ns (97.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.543     3.543    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y118       LUT1 (Prop_lut1_I0_O)        0.124     3.667 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.195    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y118       FDPE                                         f  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.850     3.029    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.000ns (0.000%)  route 0.732ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.732     0.732    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y47        FDRE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.703     2.882    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y47        FDRE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.000ns (0.000%)  route 0.314ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.314     0.314    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y47        FDRE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.914     1.280    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y47        FDRE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.045ns (2.648%)  route 1.655ns (97.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.482     1.482    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y118       LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.700    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y118       FDPE                                         f  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.985     1.351    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.045ns (2.648%)  route 1.655ns (97.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.482     1.482    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y118       LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.700    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y118       FDPE                                         f  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.985     1.351    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.518ns (52.945%)  route 0.460ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        1.843     3.137    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y107        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.460     4.115    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X40Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.653     2.832    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.962%)  route 0.170ns (57.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X47Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.170     1.191    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X47Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.825     1.191    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.162     1.192    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X51Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.574%)  route 0.175ns (55.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.557     0.893    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X47Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     1.209    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X48Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.825     1.191    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X48Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.570%)  route 0.198ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.198     1.228    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.374%)  route 0.224ns (63.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.224     1.241    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.249%)  route 0.225ns (63.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.225     1.242    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.821     1.187    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y98         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.799%)  route 0.222ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.553     0.889    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.222     1.252    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.907     1.273    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.347%)  route 0.171ns (53.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.171     1.294    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X43Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.390%)  route 0.168ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.168     1.307    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X46Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.911     1.277    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.105%)  route 0.208ns (61.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.384ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2443, routed)        0.639     0.975    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.208     1.311    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X44Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.910     1.276    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     7.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.213 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     7.227    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.993    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.735 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.736    design_1_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     9.684 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.684    TMDS_Clk_n_0
    L17                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.735 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.736    design_1_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     9.683 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.683    TMDS_Clk_p_0
    L16                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     7.265    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.737 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.738    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     9.632 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.632    TMDS_Data_n_0[1]
    J19                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     7.265    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.737 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.738    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     9.631 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.631    TMDS_Data_p_0[1]
    K19                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.735 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.736    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     9.596 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.596    TMDS_Data_n_0[2]
    H18                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     7.263    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.735 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.736    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     9.595 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.595    TMDS_Data_p_0[2]
    J18                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     7.261    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.733 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.734    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     9.593 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.593    TMDS_Data_n_0[0]
    K18                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         1.831     3.125    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     7.261    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.733 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.734    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     9.592 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.592    TMDS_Data_p_0[0]
    K17                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     3.246 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     3.246    TMDS_Data_p_0[0]
    K17                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     3.247 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     3.247    TMDS_Data_p_0[2]
    J18                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     3.247 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     3.247    TMDS_Data_n_0[0]
    K18                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     3.248 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     3.248    TMDS_Data_n_0[2]
    H18                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     2.263    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.440 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.441    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     3.282 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     3.282    TMDS_Data_p_0[1]
    K19                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     2.263    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.440 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.441    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     3.283 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     3.283    TMDS_Data_n_0[1]
    J19                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     3.334 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     3.334    TMDS_Clk_p_0
    L16                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=537, routed)         0.602     0.938    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     2.261    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.438 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.439    design_1_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     3.335 r  design_1_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     3.335    TMDS_Clk_n_0
    L17                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





