GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\repositories\noise_cancelling\noise_cancelling\src\top.sv'
Undeclared symbol 'gpio_io', assumed default net type 'wire'("C:\repositories\noise_cancelling\noise_cancelling\src\top.sv":38)
Analyzing Verilog file 'C:\repositories\noise_cancelling\noise_cancelling\src\gowin_picorv32\gowin_picorv32.v'
Compiling module 'top'("C:\repositories\noise_cancelling\noise_cancelling\src\top.sv":1)
Compiling module '**'("C:\repositories\noise_cancelling\noise_cancelling\src\gowin_picorv32\gowin_picorv32.v":26583)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\repositories\noise_cancelling\noise_cancelling\impl\gwsynthesis\noise_cancelling.vg" completed
[100%] Generate report file "C:\repositories\noise_cancelling\noise_cancelling\impl\gwsynthesis\noise_cancelling_syn.rpt.html" completed
GowinSynthesis finish
