when,id,tlc,isc,isd,csc,csd,dep,bi,res,req,cpu,seed,comp,impl,gen,initObj,name,Gen,Solved,Obj,Valid,TimeOut
2019-07-31-16-51-48-619,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451606,34620.200000000004,true,false
2019-07-31-16-59-21-966,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451586,34620.200000000004,true,false
2019-07-31-17-06-55-258,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451629,34620.200000000004,true,false
2019-07-31-17-14-28-614,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451620,34620.200000000004,true,false
2019-07-31-17-22-01-927,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451607,34620.200000000004,true,false
2019-07-31-17-29-35-354,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451642,34620.200000000004,true,false
2019-07-31-17-37-08-736,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451619,34620.200000000004,true,false
2019-07-31-17-44-42-108,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451521,34620.200000000004,true,false
2019-07-31-17-52-15-309,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451588,34620.200000000004,true,false
2019-07-31-17-59-48-558,0,1,0,0,2,0,2,2,1.5,1,1,0,3,6,24,34620.200000000004,mh-naive,4,451590,34620.200000000004,true,false
