// Seed: 826574607
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output wand  id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  tri   id_6,
    output tri   id_7,
    output tri0  id_8
    , id_10
);
  always @(posedge -1)
    @(posedge 1 == -1)
      if (id_3++) begin : LABEL_0
        $unsigned(10);
        ;
      end
  uwire id_11;
  assign id_11 = id_11++ * id_5;
  parameter id_12 = 1;
  parameter id_13 = -1'b0;
  wire id_14;
  assign id_3 = -1 - -1;
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output supply0 id_2
    , id_7,
    input uwire id_3,
    input wire id_4,
    output uwire id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_5,
      id_0,
      id_3,
      id_4,
      id_1,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
  tri0 id_9 = {-1'b0, -1, 1};
endmodule
