--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 27 20:11:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            1705 items scored, 1705 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_511__i9  (from fastclk_c +)
   Destination:    FD1S3JX    D              bitidx_i2  (to fastclk_c +)

   Delay:                  12.009ns  (14.1% logic, 85.9% route), 9 logic levels.

 Constraint Details:

     12.009ns data_path cnt_511__i9 to bitidx_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.834ns

 Path Details: cnt_511__i9 to bitidx_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_511__i9 (from fastclk_c)
Route         2   e 1.258                                  cnt[9]
LUT4        ---     0.166              A to Z              i2_2_lut
Route         5   e 1.341                                  n9
LUT4        ---     0.166              A to Z              i1_4_lut_adj_31
Route         1   e 1.020                                  n3004
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         3   e 1.239                                  n2540
LUT4        ---     0.166              B to Z              i2835_4_lut
Route         6   e 1.378                                  n31
LUT4        ---     0.166              C to Z              select_394_Select_2_i3_3_lut_4_lut
Route         1   e 1.020                                  n3_adj_20
LUT4        ---     0.166              B to Z              i1_4_lut_adj_68
Route         1   e 1.020                                  n2890
LUT4        ---     0.166              A to Z              i1_4_lut_adj_67
Route         1   e 1.020                                  n2892
LUT4        ---     0.166              A to Z              i1_4_lut_adj_66
Route         1   e 1.020                                  bitidx_3__N_96[2]
                  --------
                   12.009  (14.1% logic, 85.9% route), 9 logic levels.


Error:  The following path violates requirements by 6.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_511__i9  (from fastclk_c +)
   Destination:    FD1S3JX    D              bitidx_i1  (to fastclk_c +)

   Delay:                  12.009ns  (14.1% logic, 85.9% route), 9 logic levels.

 Constraint Details:

     12.009ns data_path cnt_511__i9 to bitidx_i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.834ns

 Path Details: cnt_511__i9 to bitidx_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_511__i9 (from fastclk_c)
Route         2   e 1.258                                  cnt[9]
LUT4        ---     0.166              A to Z              i2_2_lut
Route         5   e 1.341                                  n9
LUT4        ---     0.166              A to Z              i1_4_lut_adj_31
Route         1   e 1.020                                  n3004
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         3   e 1.239                                  n2540
LUT4        ---     0.166              B to Z              i2835_4_lut
Route         6   e 1.378                                  n31
LUT4        ---     0.166              C to Z              select_394_Select_1_i3_3_lut_4_lut
Route         1   e 1.020                                  n3_adj_22
LUT4        ---     0.166              B to Z              i1_4_lut_adj_75
Route         1   e 1.020                                  n2884
LUT4        ---     0.166              A to Z              i1_4_lut_adj_74
Route         1   e 1.020                                  n2886
LUT4        ---     0.166              A to Z              i1_4_lut_adj_70
Route         1   e 1.020                                  bitidx_3__N_96[1]
                  --------
                   12.009  (14.1% logic, 85.9% route), 9 logic levels.


Error:  The following path violates requirements by 6.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_511__i15  (from fastclk_c +)
   Destination:    FD1S3JX    D              bitidx_i2  (to fastclk_c +)

   Delay:                  12.009ns  (14.1% logic, 85.9% route), 9 logic levels.

 Constraint Details:

     12.009ns data_path cnt_511__i15 to bitidx_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.834ns

 Path Details: cnt_511__i15 to bitidx_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              cnt_511__i15 (from fastclk_c)
Route         2   e 1.258                                  cnt[15]
LUT4        ---     0.166              B to Z              i2_2_lut
Route         5   e 1.341                                  n9
LUT4        ---     0.166              A to Z              i1_4_lut_adj_31
Route         1   e 1.020                                  n3004
LUT4        ---     0.166              A to Z              i1_4_lut_adj_29
Route         3   e 1.239                                  n2540
LUT4        ---     0.166              B to Z              i2835_4_lut
Route         6   e 1.378                                  n31
LUT4        ---     0.166              C to Z              select_394_Select_2_i3_3_lut_4_lut
Route         1   e 1.020                                  n3_adj_20
LUT4        ---     0.166              B to Z              i1_4_lut_adj_68
Route         1   e 1.020                                  n2890
LUT4        ---     0.166              A to Z              i1_4_lut_adj_67
Route         1   e 1.020                                  n2892
LUT4        ---     0.166              A to Z              i1_4_lut_adj_66
Route         1   e 1.020                                  bitidx_3__N_96[2]
                  --------
                   12.009  (14.1% logic, 85.9% route), 9 logic levels.

Warning: 11.834 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    11.834 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
por_15__N_67                            |      21|     496|     29.09%
                                        |        |        |
n2547                                   |      16|     410|     24.05%
                                        |        |        |
n3784                                   |      21|     336|     19.71%
                                        |        |        |
n3460                                   |       1|     296|     17.36%
                                        |        |        |
n1490                                   |      16|     256|     15.01%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1705  Score: 3433895

Constraints cover  2661 paths, 277 nets, and 793 connections (98.9% coverage)


Peak memory: 100704256 bytes, TRCE: 40960 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
