{
    "sigasi.verilog.includePaths": [
        "uvm-1.2"
    ]
}