<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v</a>
time_elapsed: 0.464s
ram usage: 16516 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v</a>
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:533</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:534</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:535</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:536</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:539</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:540</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:541</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:542</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:543</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:544</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:545</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:546</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:547</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:548</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:549</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:550</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-551" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:551</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:553</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:554</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:555</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:557</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:559</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:561</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:562</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:563</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:564</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:565</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:567</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:568</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:569</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:570</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:575</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:576</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:577</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:578</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:579</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:580</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:581</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:582</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:583</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:584</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:586</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:587</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-588" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:588</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:589</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:590</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:591</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:593</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:594</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:595</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:596</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:597</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:598</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:599</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:603</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:604</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:605</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:607</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:610</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:613</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:614</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:615</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:619</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:621</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:622</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:623</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:624</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:625</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:626</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:627</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:628</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-629" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:629</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:630</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:632</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:634</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:635</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:636</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-639" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:639</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:640</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:641</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:642</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:644</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:646</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:647</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:648</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:651</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:652</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:653</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:654</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:656</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:657</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:658</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:659</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:660</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:661</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:662</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:664</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:666</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:667</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:668</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:671</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:673</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:676</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:677</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:678</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:680</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:682</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:683</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:684</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:685</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:688</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:689</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:690</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:691</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:692</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:693</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:694</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:695</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:696</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:697</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:698</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:700</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:701</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:702</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:703</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:704</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:707</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:709</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:710</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:711</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:712</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:713</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:714</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:717</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:718</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:720</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:722</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:723</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:724</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:726</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:728</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:730</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:731</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:732</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:733</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:734</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:735</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:736</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:737</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:738</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-739" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:739</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-740" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:740</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:741</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:743</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:744</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:745</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:746</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:748</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:749</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:750</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:753</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:754</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:755</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:756</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:757</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:758</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:762</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:763</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:764</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:765</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:768</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:769</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:770</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:771</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-772" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:772</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:773</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:777</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:778</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:779</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:780</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:781</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:783</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:785</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:786</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-787" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:787</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:788</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:789</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:790</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:792</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:793</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:794</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:795</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:796</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:797</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:798</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:799</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:800</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:802</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:804</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:808</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:810</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:811</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:812</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:813</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:814</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:815</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:816</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:817</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:820</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:821</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:822</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:824</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:825</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:826</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:830</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:831</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:832</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:833</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:834</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:835</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:836</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:837</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:839</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:840</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:841</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:842</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:843</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:844</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:846</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:847</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:849</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:850</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:851</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:852</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-853" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:853</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:854</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:858</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:859</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:860</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:861</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:862</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:863</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:866</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:867</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:868</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:870</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:872</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:873</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:879</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:883</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:884</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:885</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:886</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:888</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:889</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:891</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:892</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:893</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:895</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:896</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:898</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:900</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:902</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:903</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:905</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:906</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-908" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:908</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-909" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:909</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:913</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:914</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:915</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:916</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:917</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:918</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:919</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:920</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:921</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:922</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:924</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:926</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:927</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:928</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:929</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:932</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-277" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:277</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d24&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-278" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:278</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h70fd&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-279" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:279</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h47aa&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-280" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:280</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h39ed&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-281" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:281</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2ca3&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-282" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:282</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;he68&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-283" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:283</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1160&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-284" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:284</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5636&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-285" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:285</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2305&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-286" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:286</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1257&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-287" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:287</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4e74&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-288" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:288</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3835&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-289" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:289</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3857&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-290" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:290</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3f6f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-291" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:291</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b33&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-292" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:292</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f37&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-293" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:293</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h10a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-294" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:294</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cff&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-295" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:295</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3f3&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-297" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:297</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4cb3&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-298" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:298</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h510&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-299" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:299</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1837&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-300" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:300</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h425&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-301" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:301</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1488&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-303" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:303</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1388&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-304" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:304</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ee0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-305" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:305</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h559b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-306" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:306</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4bff&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-308" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:308</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1252&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-309" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:309</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52d4&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-310" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:310</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4576&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-311" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:311</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h36f1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-312" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:312</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6246&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-313" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:313</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7aaf&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-314" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:314</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h37fb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-315" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:315</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4272&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-316" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:316</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h62fd&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-317" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:317</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cbb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-319" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:319</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h25c7&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-320" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:320</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h19da&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-321" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:321</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ace&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-322" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:322</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h794f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-323" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:323</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ebb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-324" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:324</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5cd0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-325" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:325</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4209&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-326" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:326</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h38de&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-327" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:327</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7502&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-328" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:328</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c8c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-329" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:329</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h378f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-330" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:330</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5252&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-331" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:331</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hb5d&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-332" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:332</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h561&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-333" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:333</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4504&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-334" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:334</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h180f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-335" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:335</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6672&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-337" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:337</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h10c7&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-338" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:338</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ce9&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-339" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:339</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h569&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-340" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:340</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h72b3&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-341" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:341</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4df0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-342" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:342</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1a72&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-343" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:343</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2846&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-344" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:344</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h70e5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-345" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:345</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3008&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-346" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:346</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2003&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-347" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:347</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6009&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-348" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:348</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cb5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-349" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:349</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5e8b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-350" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:350</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h668b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-351" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:351</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h487&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-352" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:352</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4eca&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-353" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:353</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h241e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-354" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:354</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h451a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-355" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:355</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c06&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-356" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:356</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3ebf&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-357" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:357</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5590&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-358" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:358</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h22c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-359" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:359</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h9b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-360" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:360</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h347&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-361" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:361</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c92&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-362" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:362</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3db6&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-363" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:363</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hf44&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-364" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:364</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h391a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-365" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:365</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1237&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-366" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:366</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ff2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-367" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:367</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cc5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-368" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:368</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hca7&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-369" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:369</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h152a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-370" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:370</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h8eb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-371" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:371</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4c43&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-372" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:372</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6277&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-373" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:373</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-374" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:374</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7cc8&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-375" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:375</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h63a2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-376" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:376</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1a62&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-377" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:377</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h165&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-378" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:378</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h48d8&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-379" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:379</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h399e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-380" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:380</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5975&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-381" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:381</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h40ae&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-382" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:382</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d61&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-383" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:383</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h39ab&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-384" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:384</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h69f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-385" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:385</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2801&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-386" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:386</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1828&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-387" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:387</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h298d&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-388" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:388</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h661e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-389" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:389</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52d9&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-390" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:390</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3bc0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-392" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:392</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7fac&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-393" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:393</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7e76&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-394" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:394</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hf93&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-395" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:395</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4165&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-396" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:396</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b68&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-397" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:397</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4258&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-398" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:398</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h54b2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-399" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:399</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2378&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-400" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:400</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6186&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-401" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:401</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h547a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-402" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:402</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b5c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-403" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:403</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4115&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-404" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:404</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h68b6&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-405" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:405</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h554f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-406" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:406</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4550&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-407" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:407</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hcfc&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-408" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:408</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3f55&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-409" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:409</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5f7d&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-410" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:410</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h40d2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-411" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:411</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3aa8&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-412" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:412</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b56&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-413" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:413</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h575c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-414" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:414</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h687f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-415" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:415</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h702c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-416" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:416</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1cee&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-417" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:417</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h362d&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-418" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:418</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h73d2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-419" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:419</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h39c8&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-420" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:420</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5003&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-421" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:421</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4d1a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-422" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:422</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2472&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-423" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:423</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b4e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-424" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:424</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5852&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-425" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:425</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3bf2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-426" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:426</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1c41&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-427" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:427</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b37&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-428" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:428</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1462&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-429" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:429</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h17a1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-430" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:430</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h825&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-431" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:431</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6384&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-432" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:432</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h432c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-433" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:433</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c70&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-434" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:434</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b94&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-435" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:435</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5456&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-436" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:436</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7887&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-437" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:437</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h802&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-438" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:438</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h18e2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-439" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:439</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h244c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-440" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:440</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c55&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-441" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:441</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h770a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-442" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:442</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h224a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-443" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:443</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6aa0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-444" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:444</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1070&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-445" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:445</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h62cd&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-446" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:446</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4fbe&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-447" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:447</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f01&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-448" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:448</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1952&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-449" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:449</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5a5b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-450" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:450</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h656e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-451" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:451</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b2e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-452" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:452</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6586&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-453" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:453</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h538d&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-454" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:454</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h471a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-456" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:456</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6fd2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-457" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:457</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2fbd&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-458" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:458</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4418&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-459" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:459</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3233&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-460" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:460</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3821&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-461" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:461</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5048&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-462" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:462</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1824&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-463" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:463</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h61e0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-464" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:464</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4f33&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-465" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:465</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h76c5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-466" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:466</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2ceb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-467" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:467</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h127f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-468" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:468</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7103&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-469" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:469</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d02&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-471" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:471</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h58b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-472" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:472</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h59fb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-473" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:473</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h30c3&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-474" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:474</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1397&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-476" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:476</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h42da&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-477" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:477</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1f39&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-478" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:478</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h26f4&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-479" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:479</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5922&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-480" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:480</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f61&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-482" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:482</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h656&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-483" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:483</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2837&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-484" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:484</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7bc1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-485" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:485</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7168&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-486" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:486</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7a91&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-487" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:487</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h53ca&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-488" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:488</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h54c4&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-489" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:489</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6091&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-490" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:490</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7371&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-491" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:491</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h37d0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-492" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:492</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6bd&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-493" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:493</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2687&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-494" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:494</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5e88&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-495" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:495</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f85&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-496" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:496</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4f31&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-497" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:497</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h692f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-498" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:498</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1eba&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-499" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:499</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2407&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-500" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:500</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1d42&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-501" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:501</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4d87&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-502" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:502</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7085&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-503" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:503</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h68b1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-504" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:504</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cdf&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-505" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:505</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h315f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-506" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:506</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4711&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-507" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:507</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h138&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-508" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:508</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h28ad&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-509" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:509</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h44d8&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-510" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:510</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6dfb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-511" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:511</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2d88&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-512" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:512</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3eb4&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-514" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:514</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7be1&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-515" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:515</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h575c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-516" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:516</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h53ca&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-517" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:517</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2de5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-518" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:518</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h61ad&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-519" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:519</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d9f&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-520" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:520</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h41c0&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-521" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:521</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1124&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-522" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:522</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h22a2&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-523" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:523</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7986&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-524" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:524</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4c4e&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-525" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:525</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5094&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-526" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:526</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h128&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-527" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:527</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h396a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-528" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:528</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h38be&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-529" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:529</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3567&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-530" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:530</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c57&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-531" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:531</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4d66&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-532" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:532</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h345b&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:533</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:534</a>: Operator NOT expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:535</a>: Operator NEQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:535</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:536</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r155&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h46d9&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r190&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GTE expects 8 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r158&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h3eb3&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GT expects 20 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator OR expects 7 bits on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h7a8a&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h84&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GTE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator GTE expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator EQ expects 3 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator AND expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r56&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;ha9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator NEGATE expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:537</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h1f&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h7b43&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r191&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hf20&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h1317&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h16ee&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 6 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LT expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 2 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator AND expects 2 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r169&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r155&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r166&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h587f&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h46a&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 29 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h17&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h53b7&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LTE expects 9 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h6600&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LT expects 7 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator XOR expects 7 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h13&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;17&#39;h2640&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 22 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 3 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQ expects 9 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r34&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 7 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NEQCASE expects 13 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 19 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;hff3&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator AND expects 9 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 9 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 9 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 9 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r67&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r199&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator SUB expects 28 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;hc1&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h25d4&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h753&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NOT generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h7cc5&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h18f&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h7265&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NOT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1c84&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h298c&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;h79b3&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r84&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h336&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h149&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 16 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator LTE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r184&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NEQCASE expects 8 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator GTE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s CONST &#39;5&#39;h17&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator NEQCASE expects 8 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:539</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:539</a>: Operator NEQCASE expects 3 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:539</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:540</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r231&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:540</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:541</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r93&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:542</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h3dd8&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:542</a>: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:542</a>: Operator NOT expects 15 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:542</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:544</a>: Operator XOR expects 8 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:544</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:544</a>: Operator OR expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:544</a>: Operator OR expects 18 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:545</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:546</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r88&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:547</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h62&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:548</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r37&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:548</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:548</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:549</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r160&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:550</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h5f00&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;hf&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator DIV expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s COND generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r250&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6268&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r250&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator NEGATE expects 18 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator LT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:552</a>: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:553</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r133&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:554</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:554</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:555</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;32&#39;h2b24&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQ expects 10 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h13&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQ expects 5 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GTE expects 19 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s XOR generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;28&#39;h6b7&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h7c9a&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQCASE expects 16 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h6335&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 31 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h130c&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NOT generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GTE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h417d&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h30d3&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h1906&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 19 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h1ee0&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h5ded&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator DIV expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h89&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator LT expects 14 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator LTE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r229&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQ expects 29 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h334f&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h9f&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator DIV expects 21 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h5115&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 11 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator LTE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h2bc3&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator AND expects 22 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h309a&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h7534&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r188&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h46f&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h1d09&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h6d8b&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h3b&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 21 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h7f&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator AND expects 11 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator MODDIV expects 11 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 11 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 11 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r59&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator AND expects 12 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h69&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h1a0d&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator LTE expects 18 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 18 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQCASE expects 8 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GTE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 24 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h79a9&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r113&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r182&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NOT generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator GT expects 19 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator MODDIV expects 22 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQCASE expects 9 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;29&#39;h70f&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator COND expects 21 bits on the Conditional True, but Conditional True&#39;s CONST &#39;6&#39;h3a&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator COND expects 21 bits on the Conditional False, but Conditional False&#39;s CONST &#39;19&#39;hff4&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator COND expects 11 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator COND expects 11 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator NEQ expects 4 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:556</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:557</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r113&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h2f78&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator NEQCASE expects 17 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r150&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator EQCASE expects 3 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator GTE expects 13 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r176&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator XOR expects 3 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;27&#39;h3a07&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator GT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r144&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r39&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h103&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r132&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r126&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r0&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator AND expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator AND expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator MODDIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator MODDIV expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:558</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:559</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;6&#39;h25&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r110&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h4c&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r155&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r53&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator GTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;ha&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 21 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r251&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 21 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator SUB expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r130&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator ADD expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r153&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s XOR generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator OR expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r241&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator ADD expects 18 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1d&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h11f&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h25&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator GT expects 19 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r117&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h1842&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h1c77&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator NEQ expects 11 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r206&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h9d&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h5721&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hd9&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h2d&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator SUB expects 18 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator AND expects 18 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator LT expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:560</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:561</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r66&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:562</a>: Operator XOR expects 22 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h1dd&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:562</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h113&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:563</a>: Operator NOT expects 16 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hc&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:564</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:565</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r62&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r248&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator ADD expects 27 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r238&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;hfbe&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator SUB expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h32ce&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;hf22&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r86&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQ expects 2 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;16&#39;h629a&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h4f5d&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r146&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h5ba&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h40d8&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;16&#39;h7254&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQ expects 22 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 2 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEGATE expects 2 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;hc01&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator OR expects 8 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hd&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator GT expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator EQ expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator GT expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEQCASE expects 13 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r4&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hd38&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:566</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:567</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h0&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:568</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:569</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:570</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r22&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Operator EQ expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h1c&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Operator DIV expects 29 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:571</a>: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h4b7&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h71f5&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h384f&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h4d8&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator COND expects 2 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator COND expects 2 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator LTE expects 2 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r22&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r15&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r7&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h176d&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEQ expects 16 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NOT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h2cd1&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;hf5b&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r212&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEQCASE expects 6 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator DIV expects 27 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h1ea&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h2996&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r135&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator EQCASE expects 5 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator COND expects 5 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator EQCASE expects 9 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h11&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator COND expects 17 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r208&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r204&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Operator NOT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r214&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;16&#39;h2745&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:573</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h229d&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r136&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h16aa&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r159&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h7fda&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h17&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h2&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h72&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h78c1&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:574</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:575</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:575</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:575</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:576</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:577</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h5239&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:578</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;ha01&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:579</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:579</a>: Operator NEQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r179&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:580</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:580</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:581</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r136&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:582</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r148&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:583</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h6650&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:584</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r198&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h3e0e&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:585</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:586</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:587</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-588" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:588</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r157&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:589</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:590</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:591</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r195&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator XOR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r165&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator LTE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h1866&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h16f1&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h34b&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator SUB expects 18 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator GT expects 18 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator NOT expects 25 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator NEQCASE expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r211&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r10&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator DIV expects 16 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hc&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator EQ expects 7 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r227&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator XOR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r117&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:592</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:593</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h14b8&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:593</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s OR generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:594</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h20&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:595</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;h1805&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:596</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:597</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r200&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:598</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h2587&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:599</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;29&#39;h4926&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r228&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hb9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h30&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r222&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator LT expects 27 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h37&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator GTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h7433&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h2332&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h1626&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h64b1&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h14e1&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r88&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator LT expects 13 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h14&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h12d2&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;9&#39;h1c2&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r252&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r121&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQCASE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h697e&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1a&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h37&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r117&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r167&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator LT expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator ADD expects 15 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;hb75&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator EQ expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator SUB expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r168&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r99&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r204&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:600</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator EQCASE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hc&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h7a38&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h3a92&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r57&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator SUB expects 22 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h58b&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h2ee7&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r70&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r159&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h862&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h4bd6&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator SUB expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h15e4&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator DIV expects 21 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator DIV expects 21 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator AND expects 21 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator XOR expects 21 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator NEGATE expects 27 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r148&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator LTE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h20&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r13&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator NEQ expects 15 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator LT expects 11 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator DIV expects 14 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r82&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r43&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:602</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:603</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h194c&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:604</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h485&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:605</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r152&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r146&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:606</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:607</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h2a79&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h164&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r53&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator GT expects 31 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator OR expects 12 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator OR expects 12 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:608</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r18&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator GT expects 24 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h2c&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h2403&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator LTE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator NEQCASE expects 25 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator EQ expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r138&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s ADD generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h2864&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator EQ expects 22 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;he3&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h2257&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h3d63&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h44f&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator NEQCASE expects 31 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h49bf&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h52&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator NOT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;hafc&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h33f0&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator AND expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator AND expects 16 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:610</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h31d2&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:610</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h4&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r34&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Operator EQ expects 24 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h724&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:611</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator GT expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NOT expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h297&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h4020&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r230&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;29&#39;h622f&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h21be&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator LT expects 12 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NEQ expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r120&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;he&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r44&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1896&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator AND expects 29 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h33&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator EQCASE expects 4 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator OR expects 13 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator OR expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator NEQCASE expects 13 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r205&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:613</a>: Operator EQCASE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h1d2&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:613</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:614</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r142&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:614</a>: Operator LTE expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:614</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:614</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:615</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h20&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s XOR generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r70&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator LTE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r1&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h3c&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator GT expects 16 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator GTE expects 5 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6874&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator GT expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r61&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h1bd8&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;30&#39;h7574&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r251&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator LT expects 64 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator GT expects 16 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h6bf0&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator NEQCASE expects 6 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator MODDIV expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:616</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator NOT expects 16 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h6640&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator LT expects 14 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator GT expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;ha23&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;9&#39;h1ea&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h6606&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator NOT expects 27 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h4ec3&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h3f36&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator OR expects 4 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator LTE expects 14 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator AND expects 12 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator AND expects 12 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator LTE expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Operator ADD expects 15 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h7dd6&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Operator NEQ expects 12 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:618</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s OR generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:619</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h25ec&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Operator DIV expects 12 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Operator DIV expects 12 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:620</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:621</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;24&#39;h6d7b&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:622</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:622</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:623</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h5602&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:624</a>: Operator LT expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:624</a>: Operator LTE expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:624</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:625</a>: Operator ADD expects 15 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h25&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:625</a>: Operator NOT expects 15 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h1dd&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:625</a>: Operator LT expects 11 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:625</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:626</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:627</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:628</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r201&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-629" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:629</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:630</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r103&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r165&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r66&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Operator GTE expects 6 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:631</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:632</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator EQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h9f5&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r138&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator NEQCASE expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator EQCASE expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r103&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:633</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h5cf&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:634</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:635</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h5007&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:636</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r64&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h23&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator GTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h35&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator EQCASE expects 4 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator GTE expects 18 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6572&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator XOR expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r173&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r129&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;15&#39;hb3d&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator GTE expects 11 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h651b&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator OR expects 7 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator COND expects 7 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator EQCASE expects 7 bits on the RHS, but RHS&#39;s VARREF &#39;r134&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h65de&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r227&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h63&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator EQ expects 16 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h18b&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h55d9&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h7bb4&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator LT expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h3ae8&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator LT expects 28 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator NEQ expects 6 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator COND expects 9 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator NEQCASE expects 9 bits on the RHS, but RHS&#39;s VARREF &#39;r23&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator EQCASE expects 3 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r49&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;h11a&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator LT expects 14 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h2b69&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator ADD expects 15 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator EQCASE expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r46&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r73&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r159&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h1323&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator SUB expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator MODDIV expects 15 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:638</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-639" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:639</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h3703&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:640</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r95&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:641</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r224&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:641</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:642</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h1825&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator ADD expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r140&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQ expects 21 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQ expects 25 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s CONST &#39;18&#39;h3c25&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h68df&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQ expects 2 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;hc5&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h31e9&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h1bc&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;5&#39;hb&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQCASE expects 19 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h7f94&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r16&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;19&#39;h5aba&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator XOR expects 29 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h1f&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator NEQCASE expects 24 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r99&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;9&#39;h6&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;10&#39;h2fe&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r234&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h74b&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator GT expects 15 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h1e&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQ expects 10 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator SUB expects 22 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;8&#39;hef&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator GTE expects 7 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator NEQ expects 11 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h657&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:643</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:644</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r78&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:644</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h5656&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h7f&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator GTE expects 21 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator GTE expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h1543&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h45&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r201&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator GT expects 6 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator GTE expects 8 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r143&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1c2e&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r110&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r199&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h112&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:645</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:646</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:647</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r34&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:648</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r206&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:648</a>: Operator AND expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h4628&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:648</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h68&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Operator NOT expects 2 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h0&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Operator NEQCASE expects 29 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:649</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r233&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r155&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r64&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator GTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEQ expects 24 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h3de&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator OR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h90&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h19a8&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h21&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator GT expects 9 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NOT expects 22 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h8e9&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator GT expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h120&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h7&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h777a&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEQCASE expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r102&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator XOR expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator COND expects 15 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator NEQ expects 15 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;haee&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h3976&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:650</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:651</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r187&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:652</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7516&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:653</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r192&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:654</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h5966&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Operator EQCASE expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;r154&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Operator LTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r132&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:655</a>: Operator XOR expects 24 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:656</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r107&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:657</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h1958&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:658</a>: Operator NEQ expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r242&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:658</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:659</a>: Operator LTE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:659</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:660</a>: Operator LTE expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:660</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:661</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r192&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:662</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r218&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r85&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEGATE expects 14 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h133&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h1e0&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator LTE expects 12 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator OR expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r132&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator OR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;30&#39;h4e92&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h1691&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator AND expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator GTE expects 21 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator EQ expects 14 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h1ca&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator MODDIV expects 7 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator GT expects 7 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h7&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hcb&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator GT expects 19 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator COND expects 15 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator COND expects 15 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;hc76&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h27e3&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEQ expects 19 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h44a4&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEQ expects 3 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h300&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator AND expects 30 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s OR generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:664</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r209&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:664</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:664</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:664</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h7f73&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:665</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:666</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r61&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:667</a>: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:667</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:667</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s AND generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:667</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:668</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator SUB expects 20 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r195&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h61d8&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator EQ expects 16 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h15&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1bd&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;hdab&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r87&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h49a5&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator EQ expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6477&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator GT expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h2788&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 19 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator NEQ expects 15 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h13b0&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r203&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator LTE expects 25 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r151&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h98&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator NEQCASE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1d&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator GTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h13d&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h2336&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator AND expects 3 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator DIV expects 11 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:669</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Operator EQ expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Operator AND expects 18 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r85&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5e3d&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:670</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:671</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r199&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h131c&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator LT expects 6 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator AND expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r20&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;ha&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator NEQ expects 20 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator LT expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator AND expects 18 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator LT expects 19 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3df&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator NEQ expects 29 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h202c&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h7dd4&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;21&#39;h4915&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator EQCASE expects 7 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;hab5&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator OR expects 18 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator DIV expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator GTE expects 18 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:673</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r149&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Operator ADD expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r142&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Operator SUB expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;30&#39;hb4f&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Operator COND expects 22 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:674</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator GTE expects 2 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator SUB expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r48&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator NEQ expects 21 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator EQCASE expects 26 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:675</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:676</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r32&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:677</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:677</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:678</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r245&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r169&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r18&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r102&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator NEQ expects 2 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:679</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:680</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Operator GTE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h18f9&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r245&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Operator AND expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Operator EQCASE expects 26 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:681</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:682</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r52&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:683</a>: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h3df1&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:683</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r195&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:683</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:684</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:684</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s OR generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:685</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r78&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator COND expects 21 bits on the Conditional True, but Conditional True&#39;s CONST &#39;11&#39;h55e&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator MODDIV expects 21 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h23&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h406b&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h68f1&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator SUB expects 13 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h2dda&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r247&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r11&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator GT expects 8 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEQ expects 18 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator LT expects 18 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator DIV expects 29 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEQCASE expects 29 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator DIV expects 28 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator SUB expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r168&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s ADD generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator AND expects 13 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator GT expects 13 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator DIV expects 18 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r15&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;23&#39;h4c9c&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r138&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r157&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r190&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r228&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r200&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator EQCASE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h1be&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h17&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s CONST &#39;15&#39;h551a&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s CONST &#39;19&#39;h3554&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator GTE expects 17 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r45&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h7bf7&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r123&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator DIV expects 31 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:688</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;hd&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:688</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h528&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:688</a>: Operator ADD expects 5 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:688</a>: Operator ADD expects 5 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:689</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r182&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:690</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:691</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:691</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;30&#39;h4340&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:691</a>: Operator NOT expects 3 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:692</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h355e&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:692</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;16&#39;h3c42&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:692</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:693</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h4e9f&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:693</a>: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:693</a>: Operator LT expects 22 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:693</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:694</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:695</a>: Operator NOT expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r70&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:696</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r227&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:697</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h62c&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:698</a>: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:698</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h1d&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LTE expects 2 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LTE expects 10 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h54&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h3c25&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 20 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h732&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator GTE expects 6 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r125&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r6&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;30&#39;h61ef&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h5660&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator GTE expects 3 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator GTE expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r3&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;hb72&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5d96&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h13a2&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r157&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r112&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r84&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h29&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h624&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;32&#39;h5711&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator EQCASE expects 19 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h299&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h340c&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;he4f&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h15b&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r141&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator EQ expects 27 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h338&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h3e47&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h20&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator LTE expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 9 bits on the RHS, but RHS&#39;s VARREF &#39;r179&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r82&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 15 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator AND expects 15 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator MODDIV expects 15 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator GT expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ADD expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h23b&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r223&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r31&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:700</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r194&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:701</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h29&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:702</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1f6&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:702</a>: Operator ADD expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:702</a>: Operator GT expects 3 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:702</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:703</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h5bb&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:704</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r237&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:704</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:704</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator MODDIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator MODDIV expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator GTE expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;he39&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r45&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator NEQCASE expects 11 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator EQCASE expects 25 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator NEGATE expects 13 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h116&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h2dac&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h1&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator NEQ expects 12 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h68e&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r57&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r239&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator EQ expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator EQCASE expects 4 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r241&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator DIV expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h7910&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator LTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator LT expects 29 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;16&#39;h613e&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator OR expects 15 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h8d8&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r11&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator XOR expects 21 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator GT expects 21 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;19&#39;h3346&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;12&#39;hf5&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s CONST &#39;21&#39;h2119&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 17 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h18&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 17 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NOT expects 5 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator SUB expects 20 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h34ad&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r35&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator GTE expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h672d&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator GTE expects 3 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h77f&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator SUB expects 31 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h1b96&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2a2a&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h4eb6&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator XOR expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h1f16&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator EQ expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r118&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator SUB expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:706</a>: Operator SUB expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:707</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;24&#39;h1fe8&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator LTE expects 18 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r113&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator EQ expects 4 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator NEQCASE expects 5 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator NOT expects 24 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;hd50&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator LTE expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator NEQCASE expects 17 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:708</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:709</a>: Operator GT expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:709</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:709</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:710</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r45&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:710</a>: Operator AND expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:710</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:711</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3cb&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:712</a>: Operator EQ expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:712</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:713</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r114&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:714</a>: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:714</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator GT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;hb&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator EQ expects 17 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;hf&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator XOR expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h2d17&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator LT expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator EQ expects 29 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h2d97&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h6762&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator AND expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r130&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator NOT expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator SUB expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator EQ expects 22 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r197&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;27&#39;h73e0&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator LTE expects 14 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator GT expects 11 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r89&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator NEQCASE expects 2 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h6cc5&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h161&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator LTE expects 26 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator LT expects 15 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator LT expects 13 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator OR expects 16 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h588&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator GT expects 12 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator GTE expects 17 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator NEQ expects 18 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s ADD generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator EQ expects 15 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h7b84&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:717</a>: Operator LT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hc6&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:717</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:717</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:718</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h54d6&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h2ce&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r39&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h99b&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator LT expects 11 bits on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h68&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;hee0&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator EQCASE expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h1c66&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MUL generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator NOT expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h4339&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator AND expects 19 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h3e&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h218&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s CONST &#39;12&#39;hf49&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator SUB expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator NOT expects 31 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h74ab&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r142&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:719</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:720</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;24&#39;h3a7b&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h5ca&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;hc&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator NEQCASE expects 3 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1287&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator DIV expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator XOR expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:721</a>: Operator OR expects 22 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:722</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:723</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h47b0&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:724</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r230&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:724</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r145&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:724</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator OR expects 15 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s OR generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h15aa&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r188&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h1e3f&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator DIV expects 9 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator SUB expects 9 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator LTE expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h1a3a&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;8&#39;h20&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h317&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator LTE expects 6 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator DIV expects 6 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h332&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator LTE expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r182&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h3d27&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h1322&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:726</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;23&#39;h11c3&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h6d6f&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r115&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r233&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator LTE expects 15 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator DIV expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:727</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:728</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:729</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:730</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:731</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:732</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r73&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:733</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;25&#39;h4661&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:734</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r115&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:734</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:734</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h65b7&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:734</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:735</a>: Operator GT expects 24 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h727&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:735</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:736</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r128&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:737</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r140&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:738</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h6ff4&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-739" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:739</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;30&#39;h295e&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-739" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:739</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:741</a>: Operator EQCASE expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:741</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h19cb&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator GTE expects 25 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h956&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator LT expects 22 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h7c40&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator GT expects 14 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator LT expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h2f02&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s CONST &#39;21&#39;h1762&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r244&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h67c5&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h5835&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h1c7e&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator GT expects 6 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator DIV expects 6 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hd&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator ADD expects 17 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator EQ expects 17 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:743</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r119&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:744</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;17&#39;h597e&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:745</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r206&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:746</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:746</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h12d2&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r53&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator EQ expects 4 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator OR expects 17 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator NEQCASE expects 5 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:747</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:748</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r102&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:749</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:749</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r33&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:749</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:750</a>: Operator NEQ expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r90&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h3e12&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator EQCASE expects 12 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h3be&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NOT expects 21 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6332&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r178&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r197&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NOT expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GT expects 5 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator XOR expects 5 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;haac&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;31&#39;h87c&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h5e84&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h5&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LT expects 18 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEQ expects 24 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h3c&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r179&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEQ expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r61&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h27e&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 16 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 16 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2676&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LT expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h129&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GT expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GTE expects 19 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h925&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator LT expects 14 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator GTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h1c52&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator OR expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r223&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator COND expects 17 bits on the Conditional True, but Conditional True&#39;s CONST &#39;5&#39;h1c&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator EQ expects 19 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s CONST &#39;18&#39;h5ecc&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h23fa&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator AND expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator SUB expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r233&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator SUB expects 17 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator COND expects 17 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r8&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator LT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r44&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r188&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:752</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:753</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r126&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:754</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h2c3&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:755</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;18&#39;h3ed2&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:756</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r29&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:757</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:757</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:758</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r110&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator NEQCASE expects 18 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r150&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;18&#39;h6a2f&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator OR expects 23 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator OR expects 23 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h19&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator EQ expects 25 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator AND expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:759</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r170&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h18&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r248&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator NEQCASE expects 19 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;31&#39;h206f&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator LTE expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r156&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator OR expects 22 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 3 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator ADD expects 4 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator EQCASE expects 4 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r80&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r118&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator SUB expects 24 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h30d5&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator LTE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1d&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1ff&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;29&#39;h1f07&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator NEQ expects 11 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r182&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 24 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h4781&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h5617&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h3b84&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r230&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h7d2b&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h4c88&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LT expects 9 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r33&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r173&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h27d&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LTE expects 29 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;23&#39;h2212&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator GT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2f2&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r126&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LTE expects 3 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LTE expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LT expects 15 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator LTE expects 16 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator COND expects 7 bits on the Conditional True, but Conditional True&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEGATE expects 7 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s COND generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h118&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:762</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:763</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:763</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:763</a>: Operator EQ expects 9 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:764</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r136&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:764</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:765</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:765</a>: Operator ADD expects 7 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator ADD expects 12 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h1c&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator NEQ expects 9 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h1a&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator LT expects 5 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator NOT expects 30 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator LT expects 10 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h39&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator AND expects 12 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator EQCASE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h25&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;20&#39;h774a&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator NEQCASE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h4&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r33&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h465&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator COND expects 18 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:766</a>: Operator COND expects 18 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h49&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator OR expects 19 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h31&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator LTE expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator LT expects 2 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:767</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:768</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h4ab&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:769</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r234&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:770</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:771</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-772" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:772</a>: Operator XOR expects 14 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-772" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:772</a>: Operator XOR expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r243&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h298c&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator GTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;ha&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h6162&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h2416&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:774</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h2cb1&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;h4454&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h198e&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator GT expects 5 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator COND expects 5 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r55&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator LTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r130&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r1&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r199&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h190&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r12&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r195&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Operator EQCASE expects 18 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h508&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h2923&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:777</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:778</a>: Operator AND expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:778</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:778</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r228&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:778</a>: Operator NOT expects 17 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:779</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;23&#39;h79a5&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:780</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;6&#39;h1e&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:781</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r181&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h139&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator SUB expects 13 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;he6&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator LT expects 13 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator NEQ expects 15 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator LT expects 20 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h1460&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r74&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:782</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s AND generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:783</a>: Operator LTE expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:783</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:783</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r189&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h21&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator GTE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h760&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h5c22&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator GT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h546f&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:784</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r241&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:785</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:786</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:788</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NOT generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:788</a>: Operator COND expects 17 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r16&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:788</a>: Operator NOT expects 17 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:789</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r58&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:789</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:790</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h63e4&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r254&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator NEGATE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator DIV expects 27 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h24&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h7b4b&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator NOT expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator ADD expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator NOT expects 17 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:791</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:792</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;heb&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:793</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4856&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:793</a>: Operator LT expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r14&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:793</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:793</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:794</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;18&#39;h5ffb&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:795</a>: Operator GTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r172&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:795</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:796</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:797</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r89&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:798</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;hd4f&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:799</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:800</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;hbe2&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Operator LTE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r205&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Operator NEQCASE expects 13 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Operator EQCASE expects 5 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:801</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:802</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r84&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Operator LTE expects 8 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:803</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:804</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:804</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r70&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:804</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;28&#39;h322b&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h42a9&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator NEGATE expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator ADD expects 13 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h164&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h228&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hce9&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator GT expects 9 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator LT expects 14 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h2bcb&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;17&#39;h2ebf&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h689&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r93&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator NOT expects 31 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator DIV expects 19 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r71&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r86&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:805</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s COND generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator GT expects 9 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator GTE expects 10 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator LT expects 5 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator SUB expects 16 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:806</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Operator DIV expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:807</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:808</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;26&#39;h781f&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:809</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:810</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:811</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r110&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:811</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:812</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:813</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r180&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:813</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:814</a>: Operator GT expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r234&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:814</a>: Operator DIV expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:814</a>: Operator DIV expects 15 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h35&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:815</a>: Operator EQCASE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:815</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:816</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r244&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:817</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r11&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator NOT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h165&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r225&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r138&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r43&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator LT expects 17 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r254&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r74&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;27&#39;h3860&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r182&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator LTE expects 4 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:818</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r171&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h234d&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator LTE expects 11 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator LT expects 4 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h400b&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator ADD expects 5 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator NEQCASE expects 5 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator GT expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r168&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator LTE expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r90&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:819</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:820</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r250&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:821</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r214&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:822</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r114&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r144&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator NEQCASE expects 14 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator XOR expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator ADD expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:823</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:824</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;23&#39;h3c0&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:825</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r158&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:826</a>: Operator EQ expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:826</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:826</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h4d5f&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:826</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r77&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;15&#39;h4f09&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r190&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;hb64&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator MODDIV expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQ expects 3 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h13c7&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQCASE expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h29f6&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GT expects 5 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 30 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LTE expects 29 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LT expects 15 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r4&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LTE expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 18 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h5e34&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator XOR expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r108&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GTE expects 17 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LT expects 12 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GTE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h17bb&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQ expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h3&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h315&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1e6&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h2aa2&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQCASE expects 4 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 5 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQ expects 13 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h5a99&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s DIV generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator AND expects 28 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ADD expects 24 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h15f&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ADD expects 24 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h97&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GTE expects 14 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h3&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQCASE expects 24 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 9 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s OR generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h3841&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h620&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r234&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;17&#39;h7c99&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r95&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 24 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator AND expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LT expects 24 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator GTE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LT expects 20 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator LT expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator OR expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h38fd&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r184&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator GTE expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r201&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator GTE expects 3 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r101&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;ha8d&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h1b2&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator GT expects 13 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator AND expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r93&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator NOT expects 14 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r160&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator GT expects 20 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator GTE expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r20&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h4711&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator EQCASE expects 21 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hd08&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator EQCASE expects 7 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h6a6&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator EQ expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1c&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;29&#39;h4e54&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator LT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h7d08&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator SUB expects 29 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r237&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h256&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:830</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h3abb&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:830</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:831</a>: Operator LT expects 16 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hd&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:831</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:832</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:833</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:834</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r37&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:835</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;6&#39;h10&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:836</a>: Operator GT expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:836</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:837</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator NOT expects 21 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h110b&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r133&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r66&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h99&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h1&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator SUB expects 19 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;hee&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator XOR expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator XOR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r78&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator XOR expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator NEQCASE expects 7 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:838</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:839</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h1c07&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:840</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r129&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:841</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r245&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:841</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:841</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:842</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:843</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:844</a>: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h10d4&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:844</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator NEQ expects 16 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r17&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r229&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;31&#39;h15d&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h2b&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator LTE expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r120&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator XOR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h2712&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r233&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h98c&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h480&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r56&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r14&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator NOT expects 19 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator SUB expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator SUB expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator OR expects 19 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator NEQCASE expects 14 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:845</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:846</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:847</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h5158&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:847</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:847</a>: Operator GT expects 6 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:847</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator GTE expects 12 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator GT expects 14 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator DIV expects 14 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r231&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r48&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:848</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:849</a>: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h50b&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:850</a>: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h425&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:850</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:851</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:852</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;29&#39;h4919&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-853" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:853</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r42&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:854</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r204&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator GT expects 12 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h8&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator GT expects 3 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator SUB expects 3 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:855</a>: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator EQ expects 20 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h6cc&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h262e&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator SUB expects 20 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r171&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r95&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator MODDIV expects 11 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator SUB expects 24 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h3e43&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h0&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator LT expects 16 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h7a&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator GT expects 15 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r179&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator LT expects 22 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r85&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r193&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:857</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:858</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r166&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:859</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;23&#39;h5062&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:860</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h998&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:861</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h51e9&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:862</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h63f&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:862</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r134&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:862</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:863</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h62&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h7647&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator DIV expects 22 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h40e1&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator DIV expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r15&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator XOR expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator XOR expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h518&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h243&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s CONST &#39;14&#39;h3d56&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s CONST &#39;11&#39;h19e&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h42&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator EQ expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator LTE expects 7 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator MODDIV expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r91&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator AND expects 17 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator AND expects 17 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hef&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h68db&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator AND expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator ADD expects 23 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator ADD expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator ADD expects 27 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h187d&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:865</a>: Operator ADD expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:866</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:867</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r208&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:868</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r73&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;26&#39;h3cec&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Operator AND expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:869</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:870</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h1cad&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:870</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r220&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;ha75&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h59e0&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator GT expects 25 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator COND expects 6 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:871</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:872</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r71&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:873</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r64&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:873</a>: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r249&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:873</a>: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator EQ expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r153&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h3da9&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h12e&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator OR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h2020&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 27 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 27 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r121&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator GTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 25 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator LTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h8b2&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h3adc&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h2e20&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h1caa&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r238&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h4907&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h1b95&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h699e&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator LTE expects 11 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator COND expects 18 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s COND generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r224&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Operator NEQ expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r154&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:874</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r179&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator NEQ expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r91&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator LT expects 11 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator ADD expects 11 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator SUB expects 20 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator SUB expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r23&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:875</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 28 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;17&#39;h7d27&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;hc9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h5c98&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h5c&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 24 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator LTE expects 2 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator EQCASE expects 19 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 29 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 29 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator AND expects 24 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r212&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator LT expects 22 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2f&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GT expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GT expects 11 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h3f7&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GT expects 20 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r7&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;26&#39;h1f77&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h11e0&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator LT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator AND expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6dd0&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator SUB expects 14 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GTE expects 24 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator GT expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:876</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;20&#39;h5369&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;5&#39;h0&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h7d54&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;14&#39;h2f85&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s CONST &#39;14&#39;h1dae&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQCASE expects 15 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator NEQCASE expects 24 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h5c26&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r36&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h4aa6&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator ADD expects 9 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator DIV expects 9 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s DIV generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;26&#39;h6ff8&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h1a1e&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h6cd9&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1ac&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQ expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator LTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h8b&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator LT expects 5 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator GT expects 26 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h3&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator AND expects 27 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator LTE expects 19 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h27&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator NEQCASE expects 17 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r222&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator NEQCASE expects 10 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h34ec&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator MODDIV expects 8 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h6a&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator GT expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator OR expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator GTE expects 14 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h39&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h2ca8&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h73&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator LT expects 10 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h0&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator SUB expects 18 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s ADD generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator SUB expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator SUB expects 12 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator NOT expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h2808&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator NEQ expects 11 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator XOR expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:877</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NOT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQ expects 11 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r254&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r206&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQ expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator MODDIV expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;18&#39;h1c54&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 8 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h67&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQCASE expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r156&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h66d5&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator SUB expects 26 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h1dd4&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h270&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GT expects 23 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h5&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h5cb4&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h1157&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h3ce5&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h76b5&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h216b&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h7349&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GT expects 19 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h7b&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator AND expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r203&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r69&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 11 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r99&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r134&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQ expects 3 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator ADD expects 3 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 3 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NOT expects 27 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2a&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r136&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator DIV expects 19 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2df&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator LTE expects 19 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQ expects 5 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 27 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h3d4&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator EQ expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r74&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 3 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator DIV expects 3 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator DIV expects 3 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator LT expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator LTE expects 29 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator ADD expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r23&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GT expects 31 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator OR expects 24 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator NEGATE expects 24 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator AND expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator GTE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1e&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 21 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator XOR expects 21 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s COND generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:879</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;10&#39;h1cf&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r228&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h35b3&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Operator GTE expects 17 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Operator DIV expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:880</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator AND expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h6a62&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h3348&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator GTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r249&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s CONST &#39;23&#39;hf79&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator GTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h585&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator EQ expects 15 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator NOT expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r203&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator GT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r47&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator GT expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator MODDIV expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h609c&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h2f&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator DIV expects 19 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ADD expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h27da&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator EQ expects 26 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6e7e&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r195&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ADD expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r245&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator EQCASE expects 21 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator LT expects 13 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h6440&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r108&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h25e&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ADD expects 15 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ADD expects 15 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ADD expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator XOR expects 15 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;26&#39;h3cd3&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h20d8&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h396&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:882</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:883</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;23&#39;h1af5&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:884</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;17&#39;h1787&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:885</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:886</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:886</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;20&#39;h295e&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:886</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r135&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:886</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator EQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h375&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h76f&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator EQ expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r69&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r169&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator ADD expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r9&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h97a&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator DIV expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator LT expects 19 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:888</a>: Operator SUB expects 15 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hd2&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:889</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h15&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator LTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h4f9f&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator AND expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h61e6&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator EQ expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r145&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator EQ expects 29 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r207&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;hd0&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator DIV expects 21 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:890</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:891</a>: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h4010&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:892</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r191&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:893</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h31&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator NEQ expects 11 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r136&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r43&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator EQ expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator SUB expects 16 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h18a6&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h379&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator COND expects 15 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator COND expects 15 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r71&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s XOR generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator GTE expects 23 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:894</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:895</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h71d2&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:895</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:895</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r82&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:895</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator SUB expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;r117&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator EQ expects 22 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h7494&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator MODDIV expects 22 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h441e&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator LTE expects 19 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator DIV expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r35&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator DIV expects 24 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator XOR expects 18 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:898</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;h25&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;8&#39;he9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;27&#39;h1dce&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;10&#39;h4a&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GT expects 3 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h1e&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ADD expects 28 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;hd0a&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ADD expects 28 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h76b8&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h402&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r205&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 25 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h76&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ADD expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r120&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 20 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 11 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r76&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h54&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator OR expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator OR expects 30 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LT expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h22f3&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GT expects 11 bits on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r71&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r116&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h5d16&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GT expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r155&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r124&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator SUB expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h3f50&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h1773&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h13&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GT expects 19 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r150&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator DIV expects 25 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s DIV generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator EQCASE expects 17 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hd9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator GTE expects 30 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator AND expects 13 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator NEGATE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r99&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator LTE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1b&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r9&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator NEQCASE expects 21 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:900</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r67&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator NEQ expects 22 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h18af&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h474&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 20 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h20&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 4 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 4 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator COND expects 4 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h144a&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:901</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:902</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;14&#39;h2865&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:903</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;6&#39;h3d&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator ADD expects 19 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h4b36&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s ADD generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator XOR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h1816&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r144&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator GT expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r48&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator XOR expects 14 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h5f0&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator XOR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h17e&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator OR expects 14 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r153&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r192&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator AND expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:904</a>: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:905</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r38&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:906</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r39&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator GTE expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator EQCASE expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h2df3&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r198&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator XOR expects 8 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:907</a>: Operator XOR expects 8 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-909" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:909</a>: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;24&#39;h4ba0&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r202&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;15&#39;h777&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQ expects 7 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator DIV expects 29 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h90&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h11c&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2aec&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator EQ expects 5 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r46&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator XOR expects 29 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 29 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r224&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 19 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h4463&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ADD expects 19 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h7&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator MODDIV expects 19 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEGATE expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r96&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator LT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hc5&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h4c53&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h85c&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r245&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator GTE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h703b&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator SUB expects 18 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h260b&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator GTE expects 18 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator COND expects 31 bits on the Conditional True, but Conditional True&#39;s CONST &#39;18&#39;h5cb8&#39; generates 18 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h8&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator MODDIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r225&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ADD expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator GTE expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;26&#39;h5eda&#39; generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;32&#39;h15fb&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h1d73&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator LTE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r10&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator GTE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2e4&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator AND expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r119&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r184&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator XOR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h669&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h5139&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h54d2&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h56&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NOT expects 22 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator NOT expects 9 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator LT expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r60&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator DIV expects 27 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h39&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator COND expects 22 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator DIV expects 21 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:910</a>: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r16&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator LTE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r178&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r54&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NOT generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h4dc1&#39; generates 23 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h6418&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h3134&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;24&#39;h1db3&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r131&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;he9&#39; generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h64f2&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator NEQCASE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h10&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator EQCASE expects 5 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator AND expects 19 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h4b9&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h1b88&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator SUB expects 27 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator LTE expects 17 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r125&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 21 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h386e&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r194&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator GT expects 15 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator EQCASE expects 13 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator COND expects 8 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator DIV expects 8 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:911</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 8 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator EQ expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;16&#39;h512e&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r184&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h56a4&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:912</a>: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:913</a>: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:914</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:915</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;28&#39;h62ae&#39; generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:916</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r4&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:917</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:917</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:918</a>: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r247&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:919</a>: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r248&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:920</a>: Operator AND expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:920</a>: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s AND generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:921</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:922</a>: Operator NEQCASE expects 28 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:922</a>: Operator LTE expects 22 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:922</a>: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r236&#39; generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;10&#39;h240&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator EQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;hbfb&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1d62&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 26 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h823&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h34&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator XOR expects 27 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h85b&#39; generates 12 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator LT expects 22 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 14 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h3c4c&#39; generates 31 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r163&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator GTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h63b9&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator LT expects 28 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 28 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1c&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator AND expects 13 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator GT expects 24 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r164&#39; generates 2 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 19 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 19 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s CONST &#39;13&#39;h25d&#39; generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r105&#39; generates 17 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r180&#39; generates 22 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:923</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s OR generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:924</a>: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:924</a>: Operator XOR expects 5 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:924</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator DIV expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;he4&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator GT expects 19 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h3e29&#39; generates 16 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator XOR expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator GTE expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator LT expects 2 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h34fe&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;hc&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator LT expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h5230&#39; generates 20 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;he&#39; generates 6 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator GTE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;hc9&#39; generates 10 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator DIV expects 31 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator XOR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h6357&#39; generates 24 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;29&#39;he15&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator OR expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator EQ expects 21 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r233&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;29&#39;h1e10&#39; generates 29 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator GT expects 22 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator COND expects 17 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:925</a>: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r232&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:926</a>: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r147&#39; generates 25 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:926</a>: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:926</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:927</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:928</a>: Operator GT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h2&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:928</a>: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:929</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r49&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator LTE expects 14 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator DIV expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r161&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator NEGATE expects 6 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:930</a>: Operator MODDIV expects 6 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 30 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator SUB expects 9 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;he&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 9 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h48&#39; generates 7 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r63&#39; generates 15 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator LTE expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator COND expects 13 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 13 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator LT expects 21 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator LTE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 11 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r215&#39; generates 5 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator AND expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 19 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator DIV expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 3 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator XOR expects 28 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator XOR expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator AND expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:931</a>: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s AND generates 28 bits.
                                                                                           : ... In instance compl1000
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:932</a>: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r227&#39; generates 27 bits.
                                                                                           : ... In instance compl1000
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:538</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:572</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:601</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:609</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:612</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:617</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:637</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:663</a>: Comparison is constant due to limited range
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:672</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:686</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:687</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:699</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:705</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:715</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:716</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:725</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:742</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:751</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:760</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:761</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:775</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:776</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:827</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:828</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:829</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:856</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:864</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:878</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:881</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:887</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:899</a>: Comparison is constant due to unsigned arithmetic
                                                                                              : ... In instance compl1000
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/comp1000.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1000.v:897</a>: Unsupported: 4-state numbers in this context
%Error: Exiting due to 1 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>