#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x176be20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175ed00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x176d1e0 .functor NOT 1, L_0x17accb0, C4<0>, C4<0>, C4<0>;
L_0x17acb30 .functor XOR 298, L_0x17ac8d0, L_0x17aca90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x17acc40 .functor XOR 298, L_0x17acb30, L_0x17acba0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x17a9ac0_0 .net *"_ivl_10", 297 0, L_0x17acba0;  1 drivers
v0x17a9bc0_0 .net *"_ivl_12", 297 0, L_0x17acc40;  1 drivers
v0x17a9ca0_0 .net *"_ivl_2", 297 0, L_0x17ac830;  1 drivers
v0x17a9d60_0 .net *"_ivl_4", 297 0, L_0x17ac8d0;  1 drivers
v0x17a9e40_0 .net *"_ivl_6", 297 0, L_0x17aca90;  1 drivers
v0x17a9f70_0 .net *"_ivl_8", 297 0, L_0x17acb30;  1 drivers
v0x17aa050_0 .var "clk", 0 0;
v0x17aa0f0_0 .net "in", 99 0, v0x17a8460_0;  1 drivers
v0x17aa190_0 .net "out_any_dut", 99 1, L_0x17abd90;  1 drivers
v0x17aa250_0 .net "out_any_ref", 99 1, L_0x17ab160;  1 drivers
v0x17aa320_0 .net "out_both_dut", 98 0, L_0x17ab910;  1 drivers
v0x17aa3f0_0 .net "out_both_ref", 98 0, L_0x17aad50;  1 drivers
v0x17aa4c0_0 .net "out_different_dut", 99 0, L_0x17ac640;  1 drivers
v0x17aa590_0 .net "out_different_ref", 99 0, L_0x17ab6c0;  1 drivers
v0x17aa660_0 .var/2u "stats1", 287 0;
v0x17aa720_0 .var/2u "strobe", 0 0;
v0x17aa7e0_0 .net "tb_match", 0 0, L_0x17accb0;  1 drivers
v0x17aa9c0_0 .net "tb_mismatch", 0 0, L_0x176d1e0;  1 drivers
E_0x1771b50/0 .event negedge, v0x17a8380_0;
E_0x1771b50/1 .event posedge, v0x17a8380_0;
E_0x1771b50 .event/or E_0x1771b50/0, E_0x1771b50/1;
L_0x17ac830 .concat [ 100 99 99 0], L_0x17ab6c0, L_0x17ab160, L_0x17aad50;
L_0x17ac8d0 .concat [ 100 99 99 0], L_0x17ab6c0, L_0x17ab160, L_0x17aad50;
L_0x17aca90 .concat [ 100 99 99 0], L_0x17ac640, L_0x17abd90, L_0x17ab910;
L_0x17acba0 .concat [ 100 99 99 0], L_0x17ab6c0, L_0x17ab160, L_0x17aad50;
L_0x17accb0 .cmp/eeq 298, L_0x17ac830, L_0x17acc40;
S_0x175eaa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x175ed00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x17aac90 .functor AND 100, v0x17a8460_0, L_0x17aab50, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x17ab0a0 .functor OR 100, v0x17a8460_0, L_0x17aaf60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x17ab6c0 .functor XOR 100, v0x17a8460_0, L_0x17ab580, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x17786e0_0 .net *"_ivl_1", 98 0, L_0x17aaab0;  1 drivers
v0x17a73f0_0 .net *"_ivl_11", 98 0, L_0x17aae90;  1 drivers
v0x17a74d0_0 .net *"_ivl_12", 99 0, L_0x17aaf60;  1 drivers
L_0x7fc71b8b8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17a7590_0 .net *"_ivl_15", 0 0, L_0x7fc71b8b8060;  1 drivers
v0x17a7670_0 .net *"_ivl_16", 99 0, L_0x17ab0a0;  1 drivers
v0x17a77a0_0 .net *"_ivl_2", 99 0, L_0x17aab50;  1 drivers
v0x17a7880_0 .net *"_ivl_21", 0 0, L_0x17ab2e0;  1 drivers
v0x17a7960_0 .net *"_ivl_23", 98 0, L_0x17ab490;  1 drivers
v0x17a7a40_0 .net *"_ivl_24", 99 0, L_0x17ab580;  1 drivers
L_0x7fc71b8b8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17a7bb0_0 .net *"_ivl_5", 0 0, L_0x7fc71b8b8018;  1 drivers
v0x17a7c90_0 .net *"_ivl_6", 99 0, L_0x17aac90;  1 drivers
v0x17a7d70_0 .net "in", 99 0, v0x17a8460_0;  alias, 1 drivers
v0x17a7e50_0 .net "out_any", 99 1, L_0x17ab160;  alias, 1 drivers
v0x17a7f30_0 .net "out_both", 98 0, L_0x17aad50;  alias, 1 drivers
v0x17a8010_0 .net "out_different", 99 0, L_0x17ab6c0;  alias, 1 drivers
L_0x17aaab0 .part v0x17a8460_0, 1, 99;
L_0x17aab50 .concat [ 99 1 0 0], L_0x17aaab0, L_0x7fc71b8b8018;
L_0x17aad50 .part L_0x17aac90, 0, 99;
L_0x17aae90 .part v0x17a8460_0, 1, 99;
L_0x17aaf60 .concat [ 99 1 0 0], L_0x17aae90, L_0x7fc71b8b8060;
L_0x17ab160 .part L_0x17ab0a0, 0, 99;
L_0x17ab2e0 .part v0x17a8460_0, 0, 1;
L_0x17ab490 .part v0x17a8460_0, 1, 99;
L_0x17ab580 .concat [ 99 1 0 0], L_0x17ab490, L_0x17ab2e0;
S_0x17a8170 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x175ed00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x17a8380_0 .net "clk", 0 0, v0x17aa050_0;  1 drivers
v0x17a8460_0 .var "in", 99 0;
v0x17a8520_0 .net "tb_match", 0 0, L_0x17accb0;  alias, 1 drivers
E_0x17716d0 .event posedge, v0x17a8380_0;
E_0x1771fe0 .event negedge, v0x17a8380_0;
S_0x17a8620 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x175ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x17ab910 .functor AND 99, L_0x17ab7d0, L_0x17ab870, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x17abc80 .functor OR 101, L_0x17aba70, L_0x17abb60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x17ac260 .functor XOR 1, L_0x17abed0, L_0x17abfb0, C4<0>, C4<0>;
L_0x17ac500 .functor XOR 99, L_0x17ac370, L_0x17ac460, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x17a8890_0 .net *"_ivl_1", 98 0, L_0x17ab7d0;  1 drivers
L_0x7fc71b8b80f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17a8950_0 .net/2u *"_ivl_10", 0 0, L_0x7fc71b8b80f0;  1 drivers
v0x17a8a30_0 .net *"_ivl_12", 100 0, L_0x17abb60;  1 drivers
v0x17a8b20_0 .net *"_ivl_14", 100 0, L_0x17abc80;  1 drivers
v0x17a8c00_0 .net *"_ivl_19", 0 0, L_0x17abed0;  1 drivers
v0x17a8d30_0 .net *"_ivl_21", 0 0, L_0x17abfb0;  1 drivers
v0x17a8e10_0 .net *"_ivl_22", 0 0, L_0x17ac260;  1 drivers
v0x17a8ef0_0 .net *"_ivl_25", 98 0, L_0x17ac370;  1 drivers
v0x17a8fd0_0 .net *"_ivl_27", 98 0, L_0x17ac460;  1 drivers
v0x17a9140_0 .net *"_ivl_28", 98 0, L_0x17ac500;  1 drivers
v0x17a9220_0 .net *"_ivl_3", 98 0, L_0x17ab870;  1 drivers
L_0x7fc71b8b80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17a9300_0 .net/2u *"_ivl_6", 0 0, L_0x7fc71b8b80a8;  1 drivers
v0x17a93e0_0 .net *"_ivl_8", 100 0, L_0x17aba70;  1 drivers
v0x17a94c0_0 .net "in", 99 0, v0x17a8460_0;  alias, 1 drivers
v0x17a9580_0 .net "out_any", 99 1, L_0x17abd90;  alias, 1 drivers
v0x17a9660_0 .net "out_both", 98 0, L_0x17ab910;  alias, 1 drivers
v0x17a9740_0 .net "out_different", 99 0, L_0x17ac640;  alias, 1 drivers
L_0x17ab7d0 .part v0x17a8460_0, 0, 99;
L_0x17ab870 .part v0x17a8460_0, 1, 99;
L_0x17aba70 .concat [ 1 100 0 0], L_0x7fc71b8b80a8, v0x17a8460_0;
L_0x17abb60 .concat [ 100 1 0 0], v0x17a8460_0, L_0x7fc71b8b80f0;
L_0x17abd90 .part L_0x17abc80, 0, 99;
L_0x17abed0 .part v0x17a8460_0, 0, 1;
L_0x17abfb0 .part v0x17a8460_0, 99, 1;
L_0x17ac370 .part v0x17a8460_0, 1, 99;
L_0x17ac460 .part v0x17a8460_0, 0, 99;
L_0x17ac640 .concat [ 99 1 0 0], L_0x17ac500, L_0x17ac260;
S_0x17a98a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x175ed00;
 .timescale -12 -12;
E_0x175ba20 .event anyedge, v0x17aa720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17aa720_0;
    %nor/r;
    %assign/vec4 v0x17aa720_0, 0;
    %wait E_0x175ba20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a8170;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17a8460_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1771fe0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17a8460_0, 0;
    %wait E_0x17716d0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x17a8460_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x175ed00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aa050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17aa720_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x175ed00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x17aa050_0;
    %inv;
    %store/vec4 v0x17aa050_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x175ed00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a8380_0, v0x17aa9c0_0, v0x17aa0f0_0, v0x17aa3f0_0, v0x17aa320_0, v0x17aa250_0, v0x17aa190_0, v0x17aa590_0, v0x17aa4c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x175ed00;
T_5 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x175ed00;
T_6 ;
    %wait E_0x1771b50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aa660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
    %load/vec4 v0x17aa7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17aa660_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x17aa3f0_0;
    %load/vec4 v0x17aa3f0_0;
    %load/vec4 v0x17aa320_0;
    %xor;
    %load/vec4 v0x17aa3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x17aa250_0;
    %load/vec4 v0x17aa250_0;
    %load/vec4 v0x17aa190_0;
    %xor;
    %load/vec4 v0x17aa250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x17aa590_0;
    %load/vec4 v0x17aa590_0;
    %load/vec4 v0x17aa4c0_0;
    %xor;
    %load/vec4 v0x17aa590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x17aa660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17aa660_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/gatesv100/iter2/response4/top_module.sv";
