$date
	Tue Sep 26 16:58:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module ha1 $end
$var wire 1 " c $end
$var wire 1 ! s $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
1"
0!
1$
#80
