Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 2047 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/clkDivider.vhd:52]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 12 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:23]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 2 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:24]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 304 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:25]
WARNING: [VRFC 10-1537] value 1 is out of target constraint range 2 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:54]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 304 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:55]
WARNING: [VRFC 10-1537] value 2 is out of target constraint range 2 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:59]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 304 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:71]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 304 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:80]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 12 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:84]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 2 to 0 [C:/Users/johnn/Documents/.ActuallyDocuments/cpe487/CPE487_Project/IR Transmitter Code WIP/Transmission.srcs/sources_1/new/sig.vhd:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clkDivider [clkdivider_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Receiver [ps2receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.sig [sig_default]
Compiling architecture behavioral of entity xil_defaultlib.seg7decimal [seg7decimal_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
