Running in Lattice mode

sourcing C:\lscc\diamond\3.5_x64\synpbase\lib\message_override.tcl


Starting:    C:\lscc\diamond\3.5_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.5_x64\synpbase
Hostname:    TOMO
Date:        Mon Oct 26 00:29:54 2015
Version:     J-2015.03L

Arguments:   -product synplify_pro -batch tenk_impl1_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:00s

log file: "C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1


Running: compile_flow (Compile Process) on proj_1|impl1


Running: compiler (Compile Input) on proj_1|impl1

Copied C:\Users\Tomi\Desktop\tenk\impl1\synwork\tenk_impl1_comp.srs to C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1

Copied C:\Users\Tomi\Desktop\tenk\impl1\synwork\tenk_impl1_comp.srs to C:\Users\Tomi\Desktop\tenk\impl1\synwork\tenk_impl1_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\Tomi\Desktop\tenk\impl1\synwork\tenk_impl1_mult.srs to C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srs

Copied C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srr to C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1


Running: fpga_mapper (Map & Optimize) on proj_1|impl1

Copied C:\Users\Tomi\Desktop\tenk\impl1\synwork\tenk_impl1_m.srm to C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:06s

Complete: Map on proj_1|impl1

Copied C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srr to C:\Users\Tomi\Desktop\tenk\impl1\tenk_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "tenk_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\Tomi\Desktop\tenk\impl1\proj_1.prj

batch mode default:no

