F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze_top.ngc 1502957083
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_microblaze_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_mb_plb_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_ilmb_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_dlmb_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_dlmb_cntlr_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_ilmb_cntlr_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_lmb_bram_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_rs232_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_clock_generator_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_mdm_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_proc_sys_reset_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_xps_intc_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_plb_dac_0_wrapper.ngc 1502958042
F:\Programs\Verilog\FPGA_Group\test_br0101/microblaze_xps_gpio_0_wrapper.ngc 1502958042
OK
