/*
 * Copyright 2018, Data61
 * Commonwealth Scientific and Industrial Research Organisation (CSIRO)
 * ABN 41 687 119 230.
 *
 * This software may be distributed and modified according to the terms of
 * the GNU General Public License version 2. Note that NO WARRANTY is provided.
 * See "LICENSE_GPLv2.txt" for details.
 *
 * @TAG(DATA61_GPL)
 */

#ifndef __PLAT_MACHINE_H
#define __PLAT_MACHINE_H

#include <plat_mode/machine.h>

#define N_INTERRUPTS             157

enum IRQConstants {
    SGI_0_INTERRUPT = 0,
    SGI_1_INTERRUPT = 1,
    SGI_2_INTERRUPT = 2,
    SGI_3_INTERRUPT = 3,
    SGI_4_INTERRUPT = 4,
    SGI_5_INTERRUPT = 5,
    SGI_6_INTERRUPT = 6,
    SGI_7_INTERRUPT = 7,
    SGI_8_INTERRUPT = 8,
    SGI_9_INTERRUPT = 9,
    SGI_10_INTERRUPT = 10,
    SGI_11_INTERRUPT = 11,
    SGI_12_INTERRUPT = 12,
    SGI_13_INTERRUPT = 13,
    SGI_14_INTERRUPT = 14,
    SGI_15_INTERRUPT = 15,
    PPI_0_INTERRUPT = 16,
    PPI_1_INTERRUPT = 17,
    PPI_2_INTERRUPT = 18,
    PPI_3_INTERRUPT = 19,
    PPI_4_INTERRUPT = 20,
    PPI_5_INTERRUPT = 21,
    PPI_6_INTERRUPT = 22,
    PPI_7_INTERRUPT = 23,
    PPI_8_INTERRUPT = 24,
    PPI_9_INTERRUPT = 25,
    PPI_10_INTERRUPT = 26, // hypervisor generic timer
    PPI_11_INTERRUPT = 27, // virtual generic timer
    PPI_12_INTERRUPT = 28,
    PPI_13_INTERRUPT = 29, // secure mode generic timer
    PPI_14_INTERRUPT = 30, // non secure generic timer
    PPI_15_INTERRUPT = 31,
    UART_0_INTERRUPT = 32,
    UART_1_INTERRUPT = 33,
    UART_2_INTERRUPT = 34,
    UART_3_INTERRUPT = 35,
    TWI_0_INTERRUPT = 38,
    TWI_1_INTERRUPT = 39,
    TWI_2_INTERRUPT = 40,
    PA_EINT_INTERRUPT = 43,
    OWA_INTERRUPT = 44,
    I2S_PCM_0_INTERRUPT = 45,
    I2S_PCM_1_INTERRUPT = 46,
    I2S_PCM_2_INTERRUPT = 47,
    PF_EINT_INTERRUPT = 49,
    TIMER_0_INTERRUPT = 50,
    TIMER_1_INTERRUPT = 51,
    PG_EINT_INTERRUPT = 55,
    WATCHDOG_INTERRUPT = 57,
    AUDIO_INTERRUPT = 61,
    KEYADC_INTERRUPT = 62,
    THS_INTERRUPT = 63,
    EXTERNAL_INTERRUPT = 64,
    R_TIMER_0_INTERRUPT = 65,
    R_TIMER_1_INTERRUPT = 66,
    R_WATCHDOG_INTERRUPT = 68,
    R_CIR_RX_INTERRUPT = 69,
    R_UART_INTERRUPT = 70,
    R_ALARM_0_INTERRUPT = 72,
    R_ALARM_1_INTERRUPT = 73,
    R_TIMER_2_INTERRUPT = 74,
    R_TIMER_3_INTERRUPT = 75,
    R_TWI_INTERRUPT = 76,
    R_PL_EINT_INTERRUPT = 77,
    R_TWD_INTERRUPT = 78,
    M_BOX_INTERRUPT = 81,
    DMA_INTERRUPT = 82,
    HS_INTERRUPT = 83,
    SMC_INTERRUPT = 88,
    VE_INTERRUPT = 90,
    SMHC_0_INTERRUPT = 92,
    SMHC_1_INTERRUPT = 93,
    SMHC_2_INTERRUPT = 94,
    SPI_0_INTERRUPT = 97,
    SPI_1_INTERRUPT = 98,
    DRAM_MDFS_INTERRUPT = 101,
    NDFC_INTERRUPT = 102,
    USB_OTG_DEVICE_INTERRUPT = 103,
    USB_OTG_EHCI0_INTERRUPT = 104,
    USB_OTG_OHCI0_INTERRUPT = 105,
    USB_EHCI1_INTERRUPT = 106,
    USB_OHCI1_INTERRUPT = 107,
    USB_EHCI2_INTERRUPT = 108,
    USB_OHCI2_INTERRUPT = 109,
    USB_EHCI3_INTERRUPT = 110,
    USB_OHCI3_INTERRUPT = 111,
    CE_S_INTERRUPT = 112,
    TSC_INTERRUPT = 113,
    EMAC_INTERRUPT = 114,
    SCR0_INTERRUPT = 115,
    CSI_INTERRUPT = 116,
    CSI_CCI_INTERRUPT = 117,
    TCON0_INTERRUPT = 118,
    TCON1_INTERRUPT = 119,
    HDMI_INTERRUPT = 120,
    SCR1_INTERRUPT = 121,
    TVE_INTERRUPT = 124,
    DIT_INTERRUPT = 125,
    CE_NS_INTERRUPT = 126,
    DE_INTERRUPT = 127,
    GPU_GP_INTERRUPT = 128,
    GPU_GPMMU_INTERRUPT = 129,
    GPU_PMU_INTERRUPT = 130,
    GPU_PP_INTERRUPT = 131,
    GPU_PP0_INTERRUPT = 132,
    GPU_PPMMU0_INTERRUPT = 133,
    GPU_PP1_INTERRUPT = 134,
    GPU_PPMMU1_INTERRUPT = 135,
    GPU_PP2_INTERRUPT = 136,
    GPU_PPMMU2_INTERRUPT = 137,
    GPU_PP3_INTERRUPT = 138,
    GPU_PPMMU3_INTERRUPT = 139,
    CTI0_INTERRUPT = 140,
    CTI1_INTERRUPT = 141,
    CTI2_INTERRUPT = 142,
    CTI3_INTERRUPT = 143,
    COMMTX0_INTERRUPT = 144,
    COMMTX1_INTERRUPT = 145,
    COMMTX2_INTERRUPT = 146,
    COMMTX3_INTERRUPT = 147,
    COMMRX0_INTERRUPT = 148,
    COMMRX1_INTERRUPT = 159,
    COMMRX2_INTERRUPT = 150,
    COMMRX3_INTERRUPT = 151,
    PMU0_INTERRUPT = 152,
    PMU1_INTERRUPT = 153,
    PMU2_INTERRUPT = 154,
    PMU3_INTERRUPT = 155,
    AXI_ERROR_INTERRUPT = 156,
    maxIRQ = 156
} platform_interrupt_t;

#define KERNEL_TIMER_IRQ        PPI_10_INTERRUPT
#define KERNEL_PMU_IRQ          PMU0_INTERRUPT

#include <arch/machine/gic_pl390.h>

#endif  /* ! __PLAT_MACHINE_H */
