{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705848880619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705848880619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 15:54:40 2024 " "Processing started: Sun Jan 21 15:54:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705848880619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705848880619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_nios -c lcd_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_nios -c lcd_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705848880619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1705848881224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/5led/five_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/5led/five_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_leds-light " "Found design unit 1: five_leds-light" {  } { { "../5LED/five_leds.vhd" "" { Text "D:/fpga/5LED/five_leds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881661 ""} { "Info" "ISGN_ENTITY_NAME" "1 five_leds " "Found entity 1: five_leds" {  } { { "../5LED/five_leds.vhd" "" { Text "D:/fpga/5LED/five_leds.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC " "Found entity 1: SOPC" {  } { { "SOPC/synthesis/SOPC.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_irq_mapper " "Found entity 1: SOPC_irq_mapper" {  } { { "SOPC/synthesis/submodules/SOPC_irq_mapper.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_rsp_xbar_mux_001 " "Found entity 1: SOPC_rsp_xbar_mux_001" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_mux_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_rsp_xbar_mux " "Found entity 1: SOPC_rsp_xbar_mux" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_mux.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_rsp_xbar_demux_003 " "Found entity 1: SOPC_rsp_xbar_demux_003" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_demux_003.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_rsp_xbar_demux " "Found entity 1: SOPC_rsp_xbar_demux" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_demux.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cmd_xbar_mux " "Found entity 1: SOPC_cmd_xbar_mux" {  } { { "SOPC/synthesis/submodules/SOPC_cmd_xbar_mux.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cmd_xbar_demux_001 " "Found entity 1: SOPC_cmd_xbar_demux_001" {  } { { "SOPC/synthesis/submodules/SOPC_cmd_xbar_demux_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cmd_xbar_demux " "Found entity 1: SOPC_cmd_xbar_demux" {  } { { "SOPC/synthesis/submodules/SOPC_cmd_xbar_demux.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_id_router_003.sv(48) " "Verilog HDL Declaration information at SOPC_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_003.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_id_router_003.sv(49) " "Verilog HDL Declaration information at SOPC_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_003.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_id_router_003_default_decode " "Found entity 1: SOPC_id_router_003_default_decode" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_003.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881856 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_id_router_003 " "Found entity 2: SOPC_id_router_003" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_003.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_id_router_002.sv(48) " "Verilog HDL Declaration information at SOPC_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_002.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_id_router_002.sv(49) " "Verilog HDL Declaration information at SOPC_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_002.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_id_router_002_default_decode " "Found entity 1: SOPC_id_router_002_default_decode" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_002.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881866 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_id_router_002 " "Found entity 2: SOPC_id_router_002" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_002.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_id_router.sv(48) " "Verilog HDL Declaration information at SOPC_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_id_router.sv(49) " "Verilog HDL Declaration information at SOPC_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_id_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_id_router_default_decode " "Found entity 1: SOPC_id_router_default_decode" {  } { { "SOPC/synthesis/submodules/SOPC_id_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881876 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_id_router " "Found entity 2: SOPC_id_router" {  } { { "SOPC/synthesis/submodules/SOPC_id_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_addr_router_001.sv(48) " "Verilog HDL Declaration information at SOPC_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_addr_router_001.sv(49) " "Verilog HDL Declaration information at SOPC_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_addr_router_001_default_decode " "Found entity 1: SOPC_addr_router_001_default_decode" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881889 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_addr_router_001 " "Found entity 2: SOPC_addr_router_001" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router_001.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_addr_router.sv(48) " "Verilog HDL Declaration information at SOPC_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_addr_router.sv(49) " "Verilog HDL Declaration information at SOPC_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1705848881898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_addr_router_default_decode " "Found entity 1: SOPC_addr_router_default_decode" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881898 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_addr_router " "Found entity 2: SOPC_addr_router" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_buzz.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_buzz.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_buzz " "Found entity 1: SOPC_buzz" {  } { { "SOPC/synthesis/submodules/SOPC_buzz.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_buzz.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_led " "Found entity 1: SOPC_led" {  } { { "SOPC/synthesis/submodules/SOPC_led.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_sysid " "Found entity 1: SOPC_sysid" {  } { { "SOPC/synthesis/submodules/SOPC_sysid.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848881948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848881948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file sopc/synthesis/submodules/sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_ic_data_module " "Found entity 1: SOPC_cpu_ic_data_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_cpu_ic_tag_module " "Found entity 2: SOPC_cpu_ic_tag_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOPC_cpu_bht_module " "Found entity 3: SOPC_cpu_bht_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOPC_cpu_register_bank_a_module " "Found entity 4: SOPC_cpu_register_bank_a_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOPC_cpu_register_bank_b_module " "Found entity 5: SOPC_cpu_register_bank_b_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOPC_cpu_nios2_oci_debug " "Found entity 6: SOPC_cpu_nios2_oci_debug" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOPC_cpu_ociram_sp_ram_module " "Found entity 7: SOPC_cpu_ociram_sp_ram_module" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOPC_cpu_nios2_ocimem " "Found entity 8: SOPC_cpu_nios2_ocimem" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOPC_cpu_nios2_avalon_reg " "Found entity 9: SOPC_cpu_nios2_avalon_reg" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOPC_cpu_nios2_oci_break " "Found entity 10: SOPC_cpu_nios2_oci_break" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOPC_cpu_nios2_oci_xbrk " "Found entity 11: SOPC_cpu_nios2_oci_xbrk" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOPC_cpu_nios2_oci_dbrk " "Found entity 12: SOPC_cpu_nios2_oci_dbrk" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOPC_cpu_nios2_oci_itrace " "Found entity 13: SOPC_cpu_nios2_oci_itrace" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOPC_cpu_nios2_oci_td_mode " "Found entity 14: SOPC_cpu_nios2_oci_td_mode" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOPC_cpu_nios2_oci_dtrace " "Found entity 15: SOPC_cpu_nios2_oci_dtrace" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOPC_cpu_nios2_oci_compute_tm_count " "Found entity 16: SOPC_cpu_nios2_oci_compute_tm_count" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOPC_cpu_nios2_oci_fifowp_inc " "Found entity 17: SOPC_cpu_nios2_oci_fifowp_inc" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOPC_cpu_nios2_oci_fifocount_inc " "Found entity 18: SOPC_cpu_nios2_oci_fifocount_inc" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOPC_cpu_nios2_oci_fifo " "Found entity 19: SOPC_cpu_nios2_oci_fifo" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOPC_cpu_nios2_oci_pib " "Found entity 20: SOPC_cpu_nios2_oci_pib" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOPC_cpu_nios2_oci_im " "Found entity 21: SOPC_cpu_nios2_oci_im" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "22 SOPC_cpu_nios2_performance_monitors " "Found entity 22: SOPC_cpu_nios2_performance_monitors" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "23 SOPC_cpu_nios2_oci " "Found entity 23: SOPC_cpu_nios2_oci" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""} { "Info" "ISGN_ENTITY_NAME" "24 SOPC_cpu " "Found entity 24: SOPC_cpu" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: SOPC_cpu_jtag_debug_module_sysclk" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_jtag_debug_module_tck " "Found entity 1: SOPC_cpu_jtag_debug_module_tck" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_tck.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: SOPC_cpu_jtag_debug_module_wrapper" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_mult_cell " "Found entity 1: SOPC_cpu_mult_cell" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_oci_test_bench " "Found entity 1: SOPC_cpu_oci_test_bench" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_oci_test_bench.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_cpu_test_bench " "Found entity 1: SOPC_cpu_test_bench" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_test_bench.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_lcd32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_lcd32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_lcd32_data " "Found entity 1: SOPC_lcd32_data" {  } { { "SOPC/synthesis/submodules/SOPC_lcd32_data.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_lcd32_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_touch_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_touch_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_touch_irq " "Found entity 1: SOPC_touch_irq" {  } { { "SOPC/synthesis/submodules/SOPC_touch_irq.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_touch_irq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_lcd_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_lcd_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_lcd_cs " "Found entity 1: SOPC_lcd_cs" {  } { { "SOPC/synthesis/submodules/SOPC_lcd_cs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_lcd_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_spi_touch.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_spi_touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_spi_touch " "Found entity 1: SOPC_spi_touch" {  } { { "SOPC/synthesis/submodules/SOPC_spi_touch.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_spi_touch.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc/synthesis/submodules/sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: SOPC_jtag_uart_sim_scfifo_w" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_jtag_uart_scfifo_w " "Found entity 2: SOPC_jtag_uart_scfifo_w" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: SOPC_jtag_uart_sim_scfifo_r" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOPC_jtag_uart_scfifo_r " "Found entity 4: SOPC_jtag_uart_scfifo_r" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOPC_jtag_uart " "Found entity 5: SOPC_jtag_uart" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_sdram_input_efifo_module " "Found entity 1: SOPC_sdram_input_efifo_module" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882468 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_sdram " "Found entity 2: SOPC_sdram" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file sopc/synthesis/submodules/sopc_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_epcs_sub " "Found entity 1: SOPC_epcs_sub" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882471 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_SOPC_epcs_atom " "Found entity 2: tornado_SOPC_epcs_atom" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882471 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOPC_epcs " "Found entity 3: SOPC_epcs" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_nios.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_nios.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_nios " "Found entity 1: lcd_nios" {  } { { "lcd_nios.bdf" "" { Schematic "D:/fpga/lcd_nios/lcd_nios.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848882474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848882474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_epcs.v(401) " "Verilog HDL or VHDL warning at SOPC_epcs.v(401): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882478 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_spi_touch.v(401) " "Verilog HDL or VHDL warning at SOPC_spi_touch.v(401): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_spi_touch.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_spi_touch.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_cpu.v(1880) " "Verilog HDL or VHDL warning at SOPC_cpu.v(1880): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1880 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_cpu.v(1882) " "Verilog HDL or VHDL warning at SOPC_cpu.v(1882): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 1882 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_cpu.v(2038) " "Verilog HDL or VHDL warning at SOPC_cpu.v(2038): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2038 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOPC_cpu.v(2866) " "Verilog HDL or VHDL warning at SOPC_cpu.v(2866): conditional expression evaluates to a constant" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2866 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1705848882497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_nios " "Elaborating entity \"lcd_nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705848883057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC SOPC:inst2 " "Elaborating entity \"SOPC\" for hierarchy \"SOPC:inst2\"" {  } { { "lcd_nios.bdf" "inst2" { Schematic "D:/fpga/lcd_nios/lcd_nios.bdf" { { 40 832 1376 920 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_epcs SOPC:inst2\|SOPC_epcs:epcs " "Elaborating entity \"SOPC_epcs\" for hierarchy \"SOPC:inst2\|SOPC_epcs:epcs\"" {  } { { "SOPC/synthesis/SOPC.v" "epcs" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_epcs_sub SOPC:inst2\|SOPC_epcs:epcs\|SOPC_epcs_sub:the_SOPC_epcs_sub " "Elaborating entity \"SOPC_epcs_sub\" for hierarchy \"SOPC:inst2\|SOPC_epcs:epcs\|SOPC_epcs_sub:the_SOPC_epcs_sub\"" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "the_SOPC_epcs_sub" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_SOPC_epcs_atom SOPC:inst2\|SOPC_epcs:epcs\|tornado_SOPC_epcs_atom:the_tornado_SOPC_epcs_atom " "Elaborating entity \"tornado_SOPC_epcs_atom\" for hierarchy \"SOPC:inst2\|SOPC_epcs:epcs\|tornado_SOPC_epcs_atom:the_tornado_SOPC_epcs_atom\"" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "the_tornado_SOPC_epcs_atom" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "the_boot_copier_rom" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOPC_epcs_boot_rom.hex " "Parameter \"init_file\" = \"SOPC_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883325 ""}  } { { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848883325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6431 " "Found entity 1: altsyncram_6431" {  } { { "db/altsyncram_6431.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_6431.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6431 SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_6431:auto_generated " "Elaborating entity \"altsyncram_6431\" for hierarchy \"SOPC:inst2\|SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_6431:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_sdram SOPC:inst2\|SOPC_sdram:sdram " "Elaborating entity \"SOPC_sdram\" for hierarchy \"SOPC:inst2\|SOPC_sdram:sdram\"" {  } { { "SOPC/synthesis/SOPC.v" "sdram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_sdram_input_efifo_module SOPC:inst2\|SOPC_sdram:sdram\|SOPC_sdram_input_efifo_module:the_SOPC_sdram_input_efifo_module " "Elaborating entity \"SOPC_sdram_input_efifo_module\" for hierarchy \"SOPC:inst2\|SOPC_sdram:sdram\|SOPC_sdram_input_efifo_module:the_SOPC_sdram_input_efifo_module\"" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "the_SOPC_sdram_input_efifo_module" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_jtag_uart SOPC:inst2\|SOPC_jtag_uart:jtag_uart " "Elaborating entity \"SOPC_jtag_uart\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\"" {  } { { "SOPC/synthesis/SOPC.v" "jtag_uart" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_jtag_uart_scfifo_w SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"SOPC_jtag_uart_scfifo_w\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "the_SOPC_jtag_uart_scfifo_w" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "wfifo" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883601 ""}  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848883601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/fpga/lcd_nios/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/fpga/lcd_nios/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/fpga/lcd_nios/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/fpga/lcd_nios/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/fpga/lcd_nios/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/fpga/lcd_nios/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/fpga/lcd_nios/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/fpga/lcd_nios/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/fpga/lcd_nios/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/fpga/lcd_nios/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/fpga/lcd_nios/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848883956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848883956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_w:the_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/fpga/lcd_nios/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_jtag_uart_scfifo_r SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_r:the_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"SOPC_jtag_uart_scfifo_r\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|SOPC_jtag_uart_scfifo_r:the_SOPC_jtag_uart_scfifo_r\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "the_SOPC_jtag_uart_scfifo_r" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848883975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "SOPC_jtag_uart_alt_jtag_atlantic" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848884129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SOPC:inst2\|SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884129 ""}  } { { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848884129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_spi_touch SOPC:inst2\|SOPC_spi_touch:spi_touch " "Elaborating entity \"SOPC_spi_touch\" for hierarchy \"SOPC:inst2\|SOPC_spi_touch:spi_touch\"" {  } { { "SOPC/synthesis/SOPC.v" "spi_touch" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_lcd_cs SOPC:inst2\|SOPC_lcd_cs:lcd_cs " "Elaborating entity \"SOPC_lcd_cs\" for hierarchy \"SOPC:inst2\|SOPC_lcd_cs:lcd_cs\"" {  } { { "SOPC/synthesis/SOPC.v" "lcd_cs" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_touch_irq SOPC:inst2\|SOPC_touch_irq:touch_irq " "Elaborating entity \"SOPC_touch_irq\" for hierarchy \"SOPC:inst2\|SOPC_touch_irq:touch_irq\"" {  } { { "SOPC/synthesis/SOPC.v" "touch_irq" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_lcd32_data SOPC:inst2\|SOPC_lcd32_data:lcd32_data " "Elaborating entity \"SOPC_lcd32_data\" for hierarchy \"SOPC:inst2\|SOPC_lcd32_data:lcd32_data\"" {  } { { "SOPC/synthesis/SOPC.v" "lcd32_data" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu SOPC:inst2\|SOPC_cpu:cpu " "Elaborating entity \"SOPC_cpu\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_test_bench SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_test_bench:the_SOPC_cpu_test_bench " "Elaborating entity \"SOPC_cpu_test_bench\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_test_bench:the_SOPC_cpu_test_bench\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_test_bench" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_ic_data_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data " "Elaborating entity \"SOPC_cpu_ic_data_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_ic_data" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 6582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848884346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848884346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Elaborating entity \"altsyncram_c9d1\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_data_module:SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_ic_tag_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag " "Elaborating entity \"SOPC_cpu_ic_tag_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_ic_tag" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 6648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keg1 " "Found entity 1: altsyncram_keg1" {  } { { "db/altsyncram_keg1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_keg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848884886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848884886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keg1 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_keg1:auto_generated " "Elaborating entity \"altsyncram_keg1\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_ic_tag_module:SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_keg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_bht_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht " "Elaborating entity \"SOPC_cpu_bht_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_bht" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 6852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848884949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848885010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848885010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_bht_module:SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_register_bank_a_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a " "Elaborating entity \"SOPC_cpu_register_bank_a_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_register_bank_a" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 6998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djf1 " "Found entity 1: altsyncram_djf1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_djf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848885110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848885110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djf1 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_djf1:auto_generated " "Elaborating entity \"altsyncram_djf1\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_a_module:SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_djf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_register_bank_b_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b " "Elaborating entity \"SOPC_cpu_register_bank_b_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_register_bank_b" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 7019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejf1 " "Found entity 1: altsyncram_ejf1" {  } { { "db/altsyncram_ejf1.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_ejf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848885248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848885248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejf1 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ejf1:auto_generated " "Elaborating entity \"altsyncram_ejf1\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_register_bank_b_module:SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ejf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_mult_cell SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell " "Elaborating entity \"SOPC_cpu_mult_cell\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_mult_cell" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 8542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/fpga/lcd_nios/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848885438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848885438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/fpga/lcd_nios/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885497 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1705848885510 "|lcd_nios|SOPC:inst2|SOPC_cpu:cpu|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848885995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/fpga/lcd_nios/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848886148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848886148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/fpga/lcd_nios/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886168 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1705848886180 "|lcd_nios|SOPC:inst2|SOPC_cpu:cpu|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci " "Elaborating entity \"SOPC_cpu_nios2_oci\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 8596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_debug SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_debug:the_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"SOPC_cpu_nios2_oci_debug\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_debug:the_SOPC_cpu_nios2_oci_debug\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_debug" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_debug:the_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_debug:the_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altera_std_synchronizer" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_ocimem SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem " "Elaborating entity \"SOPC_cpu_nios2_ocimem\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_ocimem" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_ociram_sp_ram_module SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram " "Elaborating entity \"SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_ociram_sp_ram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_altsyncram" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8471 " "Found entity 1: altsyncram_8471" {  } { { "db/altsyncram_8471.tdf" "" { Text "D:/fpga/lcd_nios/db/altsyncram_8471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848886628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848886628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8471 SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8471:auto_generated " "Elaborating entity \"altsyncram_8471\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_ocimem:the_SOPC_cpu_nios2_ocimem\|SOPC_cpu_ociram_sp_ram_module:SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_avalon_reg SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_avalon_reg:the_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"SOPC_cpu_nios2_avalon_reg\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_avalon_reg:the_SOPC_cpu_nios2_avalon_reg\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_avalon_reg" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_break SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_break:the_SOPC_cpu_nios2_oci_break " "Elaborating entity \"SOPC_cpu_nios2_oci_break\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_break:the_SOPC_cpu_nios2_oci_break\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_break" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_xbrk SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_xbrk:the_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_xbrk:the_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_xbrk" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_dbrk SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dbrk:the_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dbrk:the_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_dbrk" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_itrace SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_itrace:the_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"SOPC_cpu_nios2_oci_itrace\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_itrace:the_SOPC_cpu_nios2_oci_itrace\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_itrace" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_dtrace SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dtrace:the_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dtrace:the_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_dtrace" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_td_mode SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dtrace:the_SOPC_cpu_nios2_oci_dtrace\|SOPC_cpu_nios2_oci_td_mode:SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_dtrace:the_SOPC_cpu_nios2_oci_dtrace\|SOPC_cpu_nios2_oci_td_mode:SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_fifo SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"SOPC_cpu_nios2_oci_fifo\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_fifo" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_compute_tm_count SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_compute_tm_count:SOPC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SOPC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_compute_tm_count:SOPC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_fifowp_inc SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_fifowp_inc:SOPC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SOPC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_fifowp_inc:SOPC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_fifocount_inc SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_fifocount_inc:SOPC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SOPC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_nios2_oci_fifocount_inc:SOPC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "SOPC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_oci_test_bench SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_oci_test_bench:the_SOPC_cpu_oci_test_bench " "Elaborating entity \"SOPC_cpu_oci_test_bench\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_fifo:the_SOPC_cpu_nios2_oci_fifo\|SOPC_cpu_oci_test_bench:the_SOPC_cpu_oci_test_bench\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_oci_test_bench" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_pib SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_pib:the_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"SOPC_cpu_nios2_oci_pib\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_pib:the_SOPC_cpu_nios2_oci_pib\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_pib" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_nios2_oci_im SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_im:the_SOPC_cpu_nios2_oci_im " "Elaborating entity \"SOPC_cpu_nios2_oci_im\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_nios2_oci_im:the_SOPC_cpu_nios2_oci_im\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_im" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_jtag_debug_module_wrapper SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_jtag_debug_module_wrapper" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_jtag_debug_module_tck SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|SOPC_cpu_jtag_debug_module_tck:the_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|SOPC_cpu_jtag_debug_module_tck:the_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" "the_SOPC_cpu_jtag_debug_module_tck" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cpu_jtag_debug_module_sysclk SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|SOPC_cpu_jtag_debug_module_sysclk:the_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|SOPC_cpu_jtag_debug_module_sysclk:the_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" "the_SOPC_cpu_jtag_debug_module_sysclk" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOPC_cpu_jtag_debug_module_phy\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" "SOPC_cpu_jtag_debug_module_phy" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci\|SOPC_cpu_jtag_debug_module_wrapper:the_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_sysid SOPC:inst2\|SOPC_sysid:sysid " "Elaborating entity \"SOPC_sysid\" for hierarchy \"SOPC:inst2\|SOPC_sysid:sysid\"" {  } { { "SOPC/synthesis/SOPC.v" "sysid" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_led SOPC:inst2\|SOPC_led:led " "Elaborating entity \"SOPC_led\" for hierarchy \"SOPC:inst2\|SOPC_led:led\"" {  } { { "SOPC/synthesis/SOPC.v" "led" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_buzz SOPC:inst2\|SOPC_buzz:buzz " "Elaborating entity \"SOPC_buzz\" for hierarchy \"SOPC:inst2\|SOPC_buzz:buzz\"" {  } { { "SOPC/synthesis/SOPC.v" "buzz" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOPC:inst2\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_instruction_master_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848886995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOPC:inst2\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_data_master_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_jtag_debug_module_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "epcs_epcs_control_port_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "sdram_s1_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "sysid_control_slave_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:spi_touch_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:spi_touch_spi_control_port_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "spi_touch_spi_control_port_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC:inst2\|altera_merlin_slave_translator:lcd_cs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_translator:lcd_cs_s1_translator\"" {  } { { "SOPC/synthesis/SOPC.v" "lcd_cs_s1_translator" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOPC:inst2\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOPC:inst2\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOPC:inst2\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOPC:inst2\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOPC:inst2\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOPC:inst2\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOPC:inst2\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOPC:inst2\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SOPC/synthesis/SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOPC:inst2\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SOPC/synthesis/SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOPC:inst2\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOPC:inst2\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SOPC/synthesis/SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SOPC/synthesis/SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_addr_router SOPC:inst2\|SOPC_addr_router:addr_router " "Elaborating entity \"SOPC_addr_router\" for hierarchy \"SOPC:inst2\|SOPC_addr_router:addr_router\"" {  } { { "SOPC/synthesis/SOPC.v" "addr_router" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_addr_router_default_decode SOPC:inst2\|SOPC_addr_router:addr_router\|SOPC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOPC_addr_router_default_decode\" for hierarchy \"SOPC:inst2\|SOPC_addr_router:addr_router\|SOPC_addr_router_default_decode:the_default_decode\"" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router.sv" "the_default_decode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_addr_router_001 SOPC:inst2\|SOPC_addr_router_001:addr_router_001 " "Elaborating entity \"SOPC_addr_router_001\" for hierarchy \"SOPC:inst2\|SOPC_addr_router_001:addr_router_001\"" {  } { { "SOPC/synthesis/SOPC.v" "addr_router_001" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_addr_router_001_default_decode SOPC:inst2\|SOPC_addr_router_001:addr_router_001\|SOPC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SOPC_addr_router_001_default_decode\" for hierarchy \"SOPC:inst2\|SOPC_addr_router_001:addr_router_001\|SOPC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SOPC/synthesis/submodules/SOPC_addr_router_001.sv" "the_default_decode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_addr_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router SOPC:inst2\|SOPC_id_router:id_router " "Elaborating entity \"SOPC_id_router\" for hierarchy \"SOPC:inst2\|SOPC_id_router:id_router\"" {  } { { "SOPC/synthesis/SOPC.v" "id_router" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router_default_decode SOPC:inst2\|SOPC_id_router:id_router\|SOPC_id_router_default_decode:the_default_decode " "Elaborating entity \"SOPC_id_router_default_decode\" for hierarchy \"SOPC:inst2\|SOPC_id_router:id_router\|SOPC_id_router_default_decode:the_default_decode\"" {  } { { "SOPC/synthesis/submodules/SOPC_id_router.sv" "the_default_decode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router_002 SOPC:inst2\|SOPC_id_router_002:id_router_002 " "Elaborating entity \"SOPC_id_router_002\" for hierarchy \"SOPC:inst2\|SOPC_id_router_002:id_router_002\"" {  } { { "SOPC/synthesis/SOPC.v" "id_router_002" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router_002_default_decode SOPC:inst2\|SOPC_id_router_002:id_router_002\|SOPC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SOPC_id_router_002_default_decode\" for hierarchy \"SOPC:inst2\|SOPC_id_router_002:id_router_002\|SOPC_id_router_002_default_decode:the_default_decode\"" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_002.sv" "the_default_decode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router_003 SOPC:inst2\|SOPC_id_router_003:id_router_003 " "Elaborating entity \"SOPC_id_router_003\" for hierarchy \"SOPC:inst2\|SOPC_id_router_003:id_router_003\"" {  } { { "SOPC/synthesis/SOPC.v" "id_router_003" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_id_router_003_default_decode SOPC:inst2\|SOPC_id_router_003:id_router_003\|SOPC_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SOPC_id_router_003_default_decode\" for hierarchy \"SOPC:inst2\|SOPC_id_router_003:id_router_003\|SOPC_id_router_003_default_decode:the_default_decode\"" {  } { { "SOPC/synthesis/submodules/SOPC_id_router_003.sv" "the_default_decode" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SOPC:inst2\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SOPC:inst2\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SOPC/synthesis/SOPC.v" "limiter" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter SOPC:inst2\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"SOPC:inst2\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "SOPC/synthesis/SOPC.v" "burst_adapter" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only SOPC:inst2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"SOPC:inst2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOPC:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOPC:inst2\|altera_reset_controller:rst_controller\"" {  } { { "SOPC/synthesis/SOPC.v" "rst_controller" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOPC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOPC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cmd_xbar_demux SOPC:inst2\|SOPC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOPC_cmd_xbar_demux\" for hierarchy \"SOPC:inst2\|SOPC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SOPC/synthesis/SOPC.v" "cmd_xbar_demux" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cmd_xbar_demux_001 SOPC:inst2\|SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SOPC_cmd_xbar_demux_001\" for hierarchy \"SOPC:inst2\|SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SOPC/synthesis/SOPC.v" "cmd_xbar_demux_001" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_cmd_xbar_mux SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOPC_cmd_xbar_mux\" for hierarchy \"SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SOPC/synthesis/SOPC.v" "cmd_xbar_mux" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOPC/synthesis/submodules/SOPC_cmd_xbar_mux.sv" "arb" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOPC:inst2\|SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_rsp_xbar_demux SOPC:inst2\|SOPC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SOPC_rsp_xbar_demux\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SOPC/synthesis/SOPC.v" "rsp_xbar_demux" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_rsp_xbar_demux_003 SOPC:inst2\|SOPC_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SOPC_rsp_xbar_demux_003\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SOPC/synthesis/SOPC.v" "rsp_xbar_demux_003" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 5822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_rsp_xbar_mux SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOPC_rsp_xbar_mux\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SOPC/synthesis/SOPC.v" "rsp_xbar_mux" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_mux.sv" "arb" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_rsp_xbar_mux_001 SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SOPC_rsp_xbar_mux_001\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SOPC/synthesis/SOPC.v" "rsp_xbar_mux_001" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SOPC/synthesis/submodules/SOPC_rsp_xbar_mux_001.sv" "arb" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_rsp_xbar_mux_001.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOPC:inst2\|SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SOPC:inst2\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SOPC:inst2\|altera_merlin_width_adapter:width_adapter\"" {  } { { "SOPC/synthesis/SOPC.v" "width_adapter" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SOPC:inst2\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SOPC:inst2\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "SOPC/synthesis/SOPC.v" "width_adapter_001" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887834 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1705848887845 "|lcd_nios|SOPC:inst2|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705848887845 "|lcd_nios|SOPC:inst2|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705848887845 "|lcd_nios|SOPC:inst2|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1705848887845 "|lcd_nios|SOPC:inst2|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_irq_mapper SOPC:inst2\|SOPC_irq_mapper:irq_mapper " "Elaborating entity \"SOPC_irq_mapper\" for hierarchy \"SOPC:inst2\|SOPC_irq_mapper:irq_mapper\"" {  } { { "SOPC/synthesis/SOPC.v" "irq_mapper" { Text "D:/fpga/lcd_nios/SOPC/synthesis/SOPC.v" 6333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.vhd 2 1 " "Using design file altpll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "D:/fpga/lcd_nios/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848887870 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "D:/fpga/lcd_nios/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848887870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1705848887870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "lcd_nios.bdf" "inst" { Schematic "D:/fpga/lcd_nios/lcd_nios.bdf" { { 88 -40 200 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "D:/fpga/lcd_nios/altpll0.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "D:/fpga/lcd_nios/altpll0.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -5556 " "Parameter \"clk1_phase_shift\" = \"-5556\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848887962 ""}  } { { "altpll0.vhd" "" { Text "D:/fpga/lcd_nios/altpll0.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848887962 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SOPC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "the_SOPC_cpu_nios2_oci_itrace" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 3315 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1705848889900 "|lcd_nios|SOPC:inst2|SOPC_cpu:cpu|SOPC_cpu_nios2_oci:the_SOPC_cpu_nios2_oci|SOPC_cpu_nios2_oci_itrace:the_SOPC_cpu_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"SOPC:inst2\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1705848893445 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1705848893445 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SOPC:inst2\|SOPC_cpu:cpu\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SOPC:inst2\|SOPC_cpu:cpu\|Add10\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "Add10" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 7450 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896464 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896464 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896464 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1705848896464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_cpu:cpu\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_cpu:cpu\|lpm_add_sub:Add10\"" {  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 7450 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_cpu:cpu\|lpm_add_sub:Add10 " "Instantiated megafunction \"SOPC:inst2\|SOPC_cpu:cpu\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896512 ""}  } { { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 7450 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848896512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/fpga/lcd_nios/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848896567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848896567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896649 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848896649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/fpga/lcd_nios/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848896703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848896703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SOPC:inst2\|SOPC_cpu:cpu\|SOPC_cpu_mult_cell:the_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705848896730 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705848896730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/fpga/lcd_nios/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705848896780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705848896780 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1705848897424 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1705848897424 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1705848897535 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1705848897535 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1705848897535 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1705848897535 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1705848897535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1705848897554 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 440 -1 0 } } { "SOPC/synthesis/submodules/SOPC_spi_touch.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_spi_touch.v" 242 -1 0 } } { "SOPC/synthesis/submodules/SOPC_spi_touch.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_spi_touch.v" 131 -1 0 } } { "SOPC/synthesis/submodules/SOPC_buzz.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_buzz.v" 57 -1 0 } } { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 354 -1 0 } } { "SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SOPC/synthesis/submodules/SOPC_spi_touch.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_spi_touch.v" 252 -1 0 } } { "SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SOPC/synthesis/submodules/SOPC_sdram.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_sdram.v" 304 -1 0 } } { "SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 5104 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 5457 -1 0 } } { "SOPC/synthesis/submodules/SOPC_jtag_uart.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_jtag_uart.v" 393 -1 0 } } { "SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 5489 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 8119 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 5448 -1 0 } } { "SOPC/synthesis/submodules/SOPC_cpu.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_cpu.v" 796 -1 0 } } { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 242 -1 0 } } { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 252 -1 0 } } { "SOPC/synthesis/submodules/SOPC_epcs.v" "" { Text "D:/fpga/lcd_nios/SOPC/synthesis/submodules/SOPC_epcs.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1705848897782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1705848897783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CKE VCC " "Pin \"CKE\" is stuck at VCC" {  } { { "lcd_nios.bdf" "" { Schematic "D:/fpga/lcd_nios/lcd_nios.bdf" { { 232 640 816 248 "CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705848899796 "|lcd_nios|CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1705848899796 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "424 " "424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1705848901767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/lcd_nios/lcd_nios.map.smsg " "Generated suppressed messages file D:/fpga/lcd_nios/lcd_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1705848902279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705848903303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705848903303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5504 " "Implemented 5504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5213 " "Implemented 5213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_RAMS" "202 " "Implemented 202 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1705848903786 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1705848903786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705848903786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705848903862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 15:55:03 2024 " "Processing ended: Sun Jan 21 15:55:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705848903862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705848903862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705848903862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705848903862 ""}
