#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 27 06:03:30 2023
# Process ID: 12120
# Current directory: C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.runs/synth_1
# Command line: vivado.exe -log top_mod.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mod.tcl
# Log file: C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.runs/synth_1/top_mod.vds
# Journal file: C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_mod.tcl -notrace
Command: synth_design -top top_mod -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 681.922 ; gain = 177.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_mod' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/top_mod.v:4]
	Parameter zeroes bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'binary_bcd_converter' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_bcd_converter.v:4]
INFO: [Synth 8-6157] synthesizing module 'shift_add3' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/shift_add3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift_add3' (1#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/shift_add3.v:3]
INFO: [Synth 8-6155] done synthesizing module 'binary_bcd_converter' (2#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_bcd_converter.v:4]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'binary_bcd_converter' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/top_mod.v:17]
INFO: [Synth 8-6157] synthesizing module 'bcd_ctrl' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:15]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:13]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:13]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:13]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bcd_ctrl' (3#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/bcd_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'binary_ssd' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_ssd.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_ssd.v:11]
INFO: [Synth 8-6155] done synthesizing module 'binary_ssd' (4#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_ssd.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/clk_div.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/clk_div.v:5]
INFO: [Synth 8-6157] synthesizing module 'refresh_counter' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/refresh_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter' (6#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/refresh_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'anode_ctrl' [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/anode_ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'anode_ctrl' (7#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/anode_ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mod' (8#1) [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/top_mod.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 746.113 ; gain = 241.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 746.113 ; gain = 241.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 746.113 ; gain = 241.816
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/constrs_1/new/top_mod.xdc]
Finished Parsing XDC File [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/constrs_1/new/top_mod.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.srcs/constrs_1/new/top_mod.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_mod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_mod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.500 ; gain = 324.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.500 ; gain = 324.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.500 ; gain = 324.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.500 ; gain = 324.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcd_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module refresh_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_mod has port an[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.500 ; gain = 324.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 841.332 ; gain = 337.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 841.406 ; gain = 337.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 854.563 ; gain = 350.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    30|
|5     |LUT3   |     2|
|6     |LUT4   |    13|
|7     |LUT5   |     4|
|8     |LUT6   |    15|
|9     |FDRE   |    29|
|10    |IBUF   |    10|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   123|
|2     |  u3     |clk_div         |    68|
|3     |  u4     |refresh_counter |    22|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 870.355 ; gain = 283.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 870.355 ; gain = 366.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 884.168 ; gain = 590.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mihir Shekhar/binary_to_bcd/binary_to_bcd.runs/synth_1/top_mod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_mod_utilization_synth.rpt -pb top_mod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 06:04:01 2023...
