Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov  3 18:08:24 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.978        0.000                      0                   93        0.158        0.000                      0                   93        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.978        0.000                      0                   93        0.158        0.000                      0                   93        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.828ns (18.273%)  route 3.703ns (81.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.669    10.173    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[5]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y45        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.828ns (18.273%)  route 3.703ns (81.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.669    10.173    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[6]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y45        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.828ns (18.273%)  route 3.703ns (81.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.669    10.173    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y45        FDSE                                         r  uart_led/counter_reg[8]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y45        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.335%)  route 3.688ns (81.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.654    10.157    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.698    15.181    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[13]/C
                         clock pessimism              0.460    15.641    
                         clock uncertainty           -0.035    15.606    
    SLICE_X106Y47        FDSE (Setup_fdse_C_S)       -0.429    15.177    uart_led/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.335%)  route 3.688ns (81.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.654    10.157    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.698    15.181    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[14]/C
                         clock pessimism              0.460    15.641    
                         clock uncertainty           -0.035    15.606    
    SLICE_X106Y47        FDSE (Setup_fdse_C_S)       -0.429    15.177    uart_led/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.335%)  route 3.688ns (81.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.654    10.157    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.698    15.181    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
                         clock pessimism              0.460    15.641    
                         clock uncertainty           -0.035    15.606    
    SLICE_X106Y47        FDSE (Setup_fdse_C_S)       -0.429    15.177    uart_led/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.828ns (18.853%)  route 3.564ns (81.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.530    10.033    uart_led/counter[15]_i_1_n_0
    SLICE_X108Y45        FDSE                                         r  uart_led/counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X108Y45        FDSE                                         r  uart_led/counter_reg[7]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X108Y45        FDSE (Setup_fdse_C_S)       -0.524    15.056    uart_led/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.828ns (18.887%)  route 3.556ns (81.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.522    10.025    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[10]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y46        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.828ns (18.887%)  route 3.556ns (81.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.522    10.025    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[11]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y46        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 uart_led/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.828ns (18.887%)  route 3.556ns (81.113%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.879     5.641    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y47        FDSE                                         r  uart_led/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDSE (Prop_fdse_C_Q)         0.456     6.097 f  uart_led/counter_reg[15]/Q
                         net (fo=2, routed)           1.484     7.581    uart_led/counter_reg_n_0_[15]
    SLICE_X106Y47        LUT4 (Prop_lut4_I0_O)        0.124     7.705 f  uart_led/FSM_sequential_state[1]_i_7/O
                         net (fo=5, routed)           1.237     8.942    uart_led/FSM_sequential_state[1]_i_7_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I3_O)        0.124     9.066 f  uart_led/counter[15]_i_7/O
                         net (fo=2, routed)           0.314     9.380    uart_led/counter[15]_i_7_n_0
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.124     9.504 r  uart_led/counter[15]_i_1/O
                         net (fo=15, routed)          0.522    10.025    uart_led/counter[15]_i_1_n_0
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X106Y46        FDSE                                         r  uart_led/counter_reg[12]/C
                         clock pessimism              0.435    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X106Y46        FDSE (Setup_fdse_C_S)       -0.429    15.151    uart_led/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.353%)  route 0.109ns (43.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X111Y45        FDRE                                         r  uart_led/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  uart_led/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.109     1.837    uart_led/rx_byte_reg_n_0_[0]
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.076     1.679    uart_led/received_data_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.906%)  route 0.111ns (44.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X111Y45        FDRE                                         r  uart_led/rx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  uart_led/rx_byte_reg[0]/Q
                         net (fo=2, routed)           0.111     1.839    uart_led/rx_byte_reg_n_0_[0]
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[0]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.075     1.678    uart_led/received_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.336%)  route 0.170ns (54.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X111Y44        FDRE                                         r  uart_led/rx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  uart_led/rx_byte_reg[7]/Q
                         net (fo=2, routed)           0.170     1.898    uart_led/rx_byte_reg_n_0_[7]
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[7]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.064     1.667    uart_led/received_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.336%)  route 0.170ns (54.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X111Y44        FDRE                                         r  uart_led/rx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  uart_led/rx_byte_reg[7]/Q
                         net (fo=2, routed)           0.170     1.898    uart_led/rx_byte_reg_n_0_[7]
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[7]_lopt_replica/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.064     1.667    uart_led/received_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  uart_led/rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  uart_led/rx_byte_reg[5]/Q
                         net (fo=2, routed)           0.196     1.924    uart_led/rx_byte_reg_n_0_[5]
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[5]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.075     1.678    uart_led/received_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_led/led_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/led_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  uart_led/led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  uart_led/led_out_reg/Q
                         net (fo=2, routed)           0.175     1.926    uart_led/leds_OBUF[0]
    SLICE_X112Y46        LUT4 (Prop_lut4_I3_O)        0.045     1.971 r  uart_led/led_out_i_1/O
                         net (fo=1, routed)           0.000     1.971    uart_led/led_out_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  uart_led/led_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y46        FDRE                                         r  uart_led/led_out_reg/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y46        FDRE (Hold_fdre_C_D)         0.120     1.707    uart_led/led_out_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.467%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.586    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  uart_led/rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_led/rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.216     1.943    uart_led/rx_byte_reg_n_0_[3]
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[3]_lopt_replica/C
                         clock pessimism             -0.480     1.625    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.047     1.672    uart_led/received_data_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.356%)  route 0.217ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.586    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X109Y45        FDRE                                         r  uart_led/rx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_led/rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.217     1.944    uart_led/rx_byte_reg_n_0_[3]
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  uart_led/received_data_reg[3]/C
                         clock pessimism             -0.480     1.625    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.046     1.671    uart_led/received_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_led/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.586    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  uart_led/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_led/counter_reg[0]/Q
                         net (fo=7, routed)           0.199     1.948    uart_led/counter_reg_n_0_[0]
    SLICE_X108Y44        LUT6 (Prop_lut6_I5_O)        0.045     1.993 r  uart_led/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.993    uart_led/counter[0]_i_1_n_0
    SLICE_X108Y44        FDRE                                         r  uart_led/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.910     2.104    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  uart_led/counter_reg[0]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.120     1.706    uart_led/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 uart_led/rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_led/received_data_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.163%)  route 0.225ns (57.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.640     1.587    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y43        FDRE                                         r  uart_led/rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  uart_led/rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.225     1.976    uart_led/rx_byte_reg_n_0_[1]
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    uart_led/clk_100MHz_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  uart_led/received_data_reg[1]_lopt_replica/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.076     1.679    uart_led/received_data_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  uart_led/bit_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  uart_led/bit_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  uart_led/bit_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y46  uart_led/byte_received_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y44  uart_led/counter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X106Y46  uart_led/counter_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X106Y46  uart_led/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  uart_led/byte_received_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y44  uart_led/counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X106Y46  uart_led/counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X106Y46  uart_led/counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X106Y46  uart_led/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y44  uart_led/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  uart_led/bit_index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  uart_led/byte_received_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y46  uart_led/led_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  uart_led/received_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  uart_led/received_data_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y45  uart_led/received_data_reg[1]/C



