<module name="DCC0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DCCGCTRL" acronym="DCCGCTRL" offset="0x0" width="32" description="DCC Global Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="DONEENA" width="4" begin="15" end="12" resetval="0x5" description="The DONEENA bit enables/disables the done interrupt signal, but has no effect on the done status flag in DCCSTATUS register." range="" rwaccess="RW"/>
    <bitfield id="SINGLESHOT" width="4" begin="11" end="8" resetval="0x5" description="The SINGLESHOT bit enables/disables repetitive operation of the DCC." range="" rwaccess="RW"/>
    <bitfield id="ERRENA" width="4" begin="7" end="4" resetval="0x5" description="The ERRENA bit enables/disables the error signal." range="" rwaccess="RW"/>
    <bitfield id="DCCENA" width="4" begin="3" end="0" resetval="0x5" description="The DCCENA bit starts and stops the operation of the DCC." range="" rwaccess="RW"/>
  </register>
  <register id="DCCREV" acronym="DCCREV" offset="0x4" width="32" description="DCC Revision ID">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="User, privilege, and debug mode (read):" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x0" description="Reflects software-compatability. If there is no level a software compatability, a unique func number is assigned for compatible modules, the same number is maintained." range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="Incremented for releases due to spec changes or post-release design changes. Reset to 0 when either MAJOR or MINOR is incremented." range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Represents major changes to the module (e.g. entirely new features are added/changed). The major revision number for this module." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version of the module. May not be supported by standard software." range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x4" description="Represents minor changes to the module (e.g. enhancements to existing features). The minor revision number for this module." range="" rwaccess="R"/>
  </register>
  <register id="DCCCNTSEED0" acronym="DCCCNTSEED0" offset="0x8" width="32" description="Count0 Seed Value Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="COUNTSEED0" width="20" begin="19" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into Counter0 (clock source 0)." range="" rwaccess="RW"/>
  </register>
  <register id="DCCVALIDSEED0" acronym="DCCVALIDSEED0" offset="0xC" width="32" description="Valid0 Seed Value Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="VALIDSEED0" width="16" begin="15" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into the valid duration counter for clock source 0." range="" rwaccess="RW"/>
  </register>
  <register id="DCCCNTSEED1" acronym="DCCCNTSEED1" offset="0x10" width="32" description="Count1 Seed Value Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="COUNTSEED1" width="20" begin="19" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into Counter1 (clock source 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DCCSTATUS" acronym="DCCSTATUS" offset="0x14" width="32" description="DCC Status Register Register Acronym for SR1.0: DCCSTAT Register Acronym for SR2.0:">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="DONE" width="1" begin="1" end="1" resetval="0x0" description="Indicates when single-shot mode is complete without error. Writing a 1h to this bit clears the flag." range="" rwaccess="RW"/>
    <bitfield id="ERR" width="1" begin="0" end="0" resetval="0x0" description="Indicates whether or not an error has occurred. Writing a 1h to this bit clears the flag." range="" rwaccess="RW"/>
  </register>
  <register id="DCCCNT0" acronym="DCCCNT0" offset="0x18" width="32" description="Count0 Value Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="COUNT0" width="20" begin="19" end="0" resetval="0x0" description="This field contains the current value of Counter0." range="" rwaccess="R"/>
  </register>
  <register id="DCCVALID0" acronym="DCCVALID0" offset="0x1C" width="32" description="Valid0 Value Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="VALID0" width="16" begin="15" end="0" resetval="0x0" description="This field contains the current value of valid Counter0." range="" rwaccess="R"/>
  </register>
  <register id="DCCCNT1" acronym="DCCCNT1" offset="0x20" width="32" description="Count1 Value Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved field." range="" rwaccess="R"/>
    <bitfield id="COUNT1" width="20" begin="19" end="0" resetval="0x0" description="This field contains the current value of Counter1." range="" rwaccess="R"/>
  </register>
  <register id="DCCCLKSRC1" acronym="DCCCLKSRC1" offset="0x24" width="32" description="Clock Source Selection Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="KEY" width="4" begin="15" end="12" resetval="0x5" description="This field enables or disables clock source selection for counter 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKSRC1" width="5" begin="4" end="0" resetval="0x0" description="This field specifies the clock source for counter 1, when the KEY field enables this feature." range="" rwaccess="RW"/>
  </register>
  <register id="DCCCLKSRC0" acronym="DCCCLKSRC0" offset="0x28" width="32" description="Clock Source Selection Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="KEY" width="4" begin="15" end="12" resetval="0x0" description="This field enables or disables clock source selection for counter 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKSRC0" width="4" begin="3" end="0" resetval="0x5" description="This field specifies the clock source for counter 0." range="" rwaccess="RW"/>
  </register>
  <register id="DCCGCTRL2" acronym="DCCGCTRL2" offset="0x2C" width="32" description="Allows configuring different modes of operation for DCC. This register is present on SR2.0 only.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_NONERR" width="4" begin="11" end="8" resetval="0x5" description="Enables/disables FIFO writes without the error event on completion of comparison window." range="" rwaccess="RW"/>
    <bitfield id="FIFO_READ" width="4" begin="7" end="4" resetval="0x5" description="Enables the counter read registers reflect FIFO output instead of the live counter value." range="" rwaccess="RW"/>
    <bitfield id="CONT_ON_ERR" width="4" begin="3" end="0" resetval="0x5" description="Continues to next window of comparison despite the error condition." range="" rwaccess="RW"/>
  </register>
  <register id="DCCSTATUS2" acronym="DCCSTATUS2" offset="0x30" width="32" description="Specifies the status of the DCC FIFOs. This register is present on SR2.0 only.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="COUNT1_FIFO_FULL" width="1" begin="5" end="5" resetval="0x0" description="Count1 FIFO Full." range="" rwaccess="R"/>
    <bitfield id="VALID0_FIFO_FULL" width="1" begin="4" end="4" resetval="0x0" description="Valid0 FIFO Full." range="" rwaccess="R"/>
    <bitfield id="COUNT0_FIFO_FULL" width="1" begin="3" end="3" resetval="0x0" description="Count0 FIFO Full." range="" rwaccess="R"/>
    <bitfield id="COUNT1_FIFO_EMPTY" width="1" begin="2" end="2" resetval="0x1" description="Count1 FIFO Empty." range="" rwaccess="R"/>
    <bitfield id="VALID0_FIFO_EMPTY" width="1" begin="1" end="1" resetval="0x1" description="Valid0 FIFO Empty." range="" rwaccess="R"/>
    <bitfield id="COUNT0_FIFO_EMPTY" width="1" begin="0" end="0" resetval="0x1" description="Count0 FIFO Empty." range="" rwaccess="R"/>
  </register>
  <register id="DCCERRCNT" acronym="DCCERRCNT" offset="0x34" width="32" description="Counts number of errors since last clear. This register is present on SR2.0 only.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ERRCNT" width="10" begin="9" end="0" resetval="0x0" description="Counts the number of errors after the last write to this register or reset." range="" rwaccess="RW"/>
  </register>
</module>
