// Seed: 251446181
module module_0 ();
  wire id_1;
  ;
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd38,
    parameter id_11 = 32'd27,
    parameter id_4  = 32'd14,
    parameter id_7  = 32'd96
) (
    output tri0  _id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    inout  wand  _id_4,
    output tri1  id_5,
    output tri1  id_6
    , id_9,
    input  tri   _id_7
);
  logic [1 : -1] id_10;
  logic [id_0 : id_7] _id_11;
  assign id_5 = id_1;
  wand [id_11 : id_4] id_12;
  parameter id_13 = -1;
  parameter id_14 = {-1 - -1{1'h0 || 1}};
  logic id_15;
  tri1  id_16;
  wire  id_17;
  wire  id_18;
  module_0 modCall_1 ();
  parameter id_19 = id_13;
  wire id_20, id_21;
  wire id_22;
  assign id_12 = -1'b0;
  assign id_16 = 1;
  assign id_11 = id_13;
endmodule
