Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct 05 16:06:29 2017
| Host         : IFI-KENSINGTON running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file regs_timing_summary_routed.rpt -rpx regs_timing_summary_routed.rpx
| Design       : regs
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.523        0.000                      0                  461        0.188        0.000                      0                  461        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.523        0.000                      0                  461        0.188        0.000                      0                  461        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 3.188ns (49.188%)  route 3.293ns (50.812%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  CLOCK_CONTROL/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.742    CLOCK_CONTROL/count0_reg[24]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.076 r  CLOCK_CONTROL/count0_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.076    CLOCK_CONTROL/count0_reg[28]_i_1_n_6
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.656    15.139    CLOCK_CONTROL/CLK
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[29]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.062    15.599    CLOCK_CONTROL/count0_reg[29]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 3.167ns (49.022%)  route 3.293ns (50.978%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  CLOCK_CONTROL/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.742    CLOCK_CONTROL/count0_reg[24]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.055 r  CLOCK_CONTROL/count0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.055    CLOCK_CONTROL/count0_reg[28]_i_1_n_4
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.656    15.139    CLOCK_CONTROL/CLK
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[31]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.062    15.599    CLOCK_CONTROL/count0_reg[31]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 3.093ns (48.432%)  route 3.293ns (51.568%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  CLOCK_CONTROL/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.742    CLOCK_CONTROL/count0_reg[24]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.981 r  CLOCK_CONTROL/count0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.981    CLOCK_CONTROL/count0_reg[28]_i_1_n_5
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.656    15.139    CLOCK_CONTROL/CLK
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[30]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.062    15.599    CLOCK_CONTROL/count0_reg[30]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 3.077ns (48.302%)  route 3.293ns (51.698%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  CLOCK_CONTROL/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.742    CLOCK_CONTROL/count0_reg[24]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.965 r  CLOCK_CONTROL/count0_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.965    CLOCK_CONTROL/count0_reg[28]_i_1_n_7
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.656    15.139    CLOCK_CONTROL/CLK
    SLICE_X7Y47          FDCE                                         r  CLOCK_CONTROL/count0_reg[28]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.062    15.599    CLOCK_CONTROL/count0_reg[28]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 3.074ns (48.278%)  route 3.293ns (51.722%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.962 r  CLOCK_CONTROL/count0_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.962    CLOCK_CONTROL/count0_reg[24]_i_1_n_6
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[25]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[25]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 3.053ns (48.107%)  route 3.293ns (51.893%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.941 r  CLOCK_CONTROL/count0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.941    CLOCK_CONTROL/count0_reg[24]_i_1_n_4
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[27]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[27]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.979ns (47.494%)  route 3.293ns (52.506%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.867 r  CLOCK_CONTROL/count0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.867    CLOCK_CONTROL/count0_reg[24]_i_1_n_5
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[26]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[26]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 2.963ns (47.360%)  route 3.293ns (52.640%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.628 r  CLOCK_CONTROL/count0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    CLOCK_CONTROL/count0_reg[20]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.851 r  CLOCK_CONTROL/count0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.851    CLOCK_CONTROL/count0_reg[24]_i_1_n_7
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y46          FDCE                                         r  CLOCK_CONTROL/count0_reg[24]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[24]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 2.960ns (47.335%)  route 3.293ns (52.665%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.848 r  CLOCK_CONTROL/count0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.848    CLOCK_CONTROL/count0_reg[20]_i_1_n_6
    SLICE_X7Y45          FDCE                                         r  CLOCK_CONTROL/count0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y45          FDCE                                         r  CLOCK_CONTROL/count0_reg[21]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y45          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[21]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 CLOCK_CONTROL/count0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/count0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.939ns (47.157%)  route 3.293ns (52.843%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.832     5.594    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     6.050 r  CLOCK_CONTROL/count0_reg[3]/Q
                         net (fo=3, routed)           1.520     7.570    CLOCK_CONTROL/count0_reg[3]
    SLICE_X6Y44          LUT3 (Prop_lut3_I0_O)        0.124     7.694 r  CLOCK_CONTROL/count3[31]_i_46/O
                         net (fo=1, routed)           0.000     7.694    CLOCK_CONTROL/count3[31]_i_46_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.227 r  CLOCK_CONTROL/count3_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.227    CLOCK_CONTROL/count3_reg[31]_i_29_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  CLOCK_CONTROL/count3_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.344    CLOCK_CONTROL/count3_reg[31]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.573 f  CLOCK_CONTROL/count3_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.773    10.347    CLOCK_CONTROL/count3_reg[31]_i_3_n_1
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.310    10.657 r  CLOCK_CONTROL/count0[0]_i_3/O
                         net (fo=1, routed)           0.000    10.657    CLOCK_CONTROL/count0[0]_i_3_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.058 r  CLOCK_CONTROL/count0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    CLOCK_CONTROL/count0_reg[0]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  CLOCK_CONTROL/count0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    CLOCK_CONTROL/count0_reg[4]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  CLOCK_CONTROL/count0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    CLOCK_CONTROL/count0_reg[8]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  CLOCK_CONTROL/count0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    CLOCK_CONTROL/count0_reg[12]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.514 r  CLOCK_CONTROL/count0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.514    CLOCK_CONTROL/count0_reg[16]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.827 r  CLOCK_CONTROL/count0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.827    CLOCK_CONTROL/count0_reg[20]_i_1_n_4
    SLICE_X7Y45          FDCE                                         r  CLOCK_CONTROL/count0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.655    15.138    CLOCK_CONTROL/CLK
    SLICE_X7Y45          FDCE                                         r  CLOCK_CONTROL/count0_reg[23]/C
                         clock pessimism              0.433    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X7Y45          FDCE (Setup_fdce_C_D)        0.062    15.598    CLOCK_CONTROL/count0_reg[23]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X4Y40          FDCE                                         r  CLOCK_CONTROL/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  CLOCK_CONTROL/count1_reg[0]/Q
                         net (fo=4, routed)           0.094     1.827    CLOCK_CONTROL/count1_reg[0]
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.891     2.085    CLOCK_CONTROL/CLK
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[0]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.057     1.639    CLOCK_CONTROL/D2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X4Y40          FDCE                                         r  CLOCK_CONTROL/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  CLOCK_CONTROL/count1_reg[3]/Q
                         net (fo=3, routed)           0.094     1.827    CLOCK_CONTROL/count1_reg[3]
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.891     2.085    CLOCK_CONTROL/CLK
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[3]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.055     1.637    CLOCK_CONTROL/D2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.114%)  route 0.120ns (45.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X3Y40          FDCE                                         r  CLOCK_CONTROL/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  CLOCK_CONTROL/count2_reg[1]/Q
                         net (fo=3, routed)           0.120     1.829    CLOCK_CONTROL/count2_reg[1]
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.892     2.086    CLOCK_CONTROL/CLK
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[1]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.052     1.637    CLOCK_CONTROL/D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.821%)  route 0.142ns (50.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X7Y40          FDCE                                         r  CLOCK_CONTROL/count0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  CLOCK_CONTROL/count0_reg[0]/Q
                         net (fo=4, routed)           0.142     1.852    CLOCK_CONTROL/count0_reg[0]
    SLICE_X6Y40          FDCE                                         r  CLOCK_CONTROL/D3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.891     2.085    CLOCK_CONTROL/CLK
    SLICE_X6Y40          FDCE                                         r  CLOCK_CONTROL/D3_reg[0]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.059     1.641    CLOCK_CONTROL/D3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.617%)  route 0.175ns (55.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X3Y40          FDCE                                         r  CLOCK_CONTROL/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  CLOCK_CONTROL/count2_reg[3]/Q
                         net (fo=3, routed)           0.175     1.885    CLOCK_CONTROL/count2_reg[3]
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.892     2.086    CLOCK_CONTROL/CLK
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[3]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.063     1.648    CLOCK_CONTROL/D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.900%)  route 0.180ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X3Y40          FDCE                                         r  CLOCK_CONTROL/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  CLOCK_CONTROL/count2_reg[2]/Q
                         net (fo=3, routed)           0.180     1.890    CLOCK_CONTROL/count2_reg[2]
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.892     2.086    CLOCK_CONTROL/CLK
    SLICE_X0Y41          FDCE                                         r  CLOCK_CONTROL/D1_reg[2]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.063     1.648    CLOCK_CONTROL/D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.878%)  route 0.158ns (49.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X4Y40          FDCE                                         r  CLOCK_CONTROL/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  CLOCK_CONTROL/count1_reg[1]/Q
                         net (fo=3, routed)           0.158     1.891    CLOCK_CONTROL/count1_reg[1]
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.891     2.085    CLOCK_CONTROL/CLK
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[1]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.059     1.641    CLOCK_CONTROL/D2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/count1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/D2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.720%)  route 0.159ns (49.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.622     1.569    CLOCK_CONTROL/CLK
    SLICE_X4Y40          FDCE                                         r  CLOCK_CONTROL/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  CLOCK_CONTROL/count1_reg[2]/Q
                         net (fo=3, routed)           0.159     1.892    CLOCK_CONTROL/count1_reg[2]
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.891     2.085    CLOCK_CONTROL/CLK
    SLICE_X5Y40          FDCE                                         r  CLOCK_CONTROL/D2_reg[2]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.057     1.639    CLOCK_CONTROL/D2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/stopped_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/stopped_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.589     1.536    CLOCK_CONTROL/CLK
    SLICE_X30Y49         FDPE                                         r  CLOCK_CONTROL/stopped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  CLOCK_CONTROL/stopped_reg/Q
                         net (fo=6, routed)           0.175     1.875    CLOCK_CONTROL/stopped
    SLICE_X30Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.920 r  CLOCK_CONTROL/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.920    CLOCK_CONTROL/stopped_i_1_n_0
    SLICE_X30Y49         FDPE                                         r  CLOCK_CONTROL/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.857     2.051    CLOCK_CONTROL/CLK
    SLICE_X30Y49         FDPE                                         r  CLOCK_CONTROL/stopped_reg/C
                         clock pessimism             -0.515     1.536    
    SLICE_X30Y49         FDPE (Hold_fdpe_C_D)         0.120     1.656    CLOCK_CONTROL/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CLOCK_CONTROL/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_CONTROL/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.623     1.570    CLOCK_CONTROL/CLK
    SLICE_X2Y44          FDRE                                         r  CLOCK_CONTROL/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  CLOCK_CONTROL/counter_reg[11]/Q
                         net (fo=2, routed)           0.149     1.883    CLOCK_CONTROL/counter_reg[11]
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  CLOCK_CONTROL/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.928    CLOCK_CONTROL/counter[8]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.992 r  CLOCK_CONTROL/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.992    CLOCK_CONTROL/counter_reg[8]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  CLOCK_CONTROL/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.893     2.087    CLOCK_CONTROL/CLK
    SLICE_X2Y44          FDRE                                         r  CLOCK_CONTROL/counter_reg[11]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134     1.704    CLOCK_CONTROL/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    CLOCK_CONTROL/D0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    CLOCK_CONTROL/D0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    CLOCK_CONTROL/D0_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y42    CLOCK_CONTROL/D0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40    CLOCK_CONTROL/D2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    CLOCK_CONTROL/D2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    CLOCK_CONTROL/D2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    CLOCK_CONTROL/D2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y40    CLOCK_CONTROL/D2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    CLOCK_CONTROL/D3_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    CLOCK_CONTROL/D3_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    CLOCK_CONTROL/D3_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    CLOCK_CONTROL/D3_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    CLOCK_CONTROL/count0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    CLOCK_CONTROL/count0_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    CLOCK_CONTROL/D1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    CLOCK_CONTROL/count0_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    CLOCK_CONTROL/count0_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    CLOCK_CONTROL/count0_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    CLOCK_CONTROL/count0_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44    CLOCK_CONTROL/count0_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44    CLOCK_CONTROL/count0_reg[17]/C



