// Seed: 1314174324
`timescale 1ps / 1 ps
module module_0 ();
  assign id_0 = id_0;
  always @(id_0) begin
    id_0 <= 1;
    id_0 <= id_0;
    id_0 = id_0;
  end
  logic id_1;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
