	component lab2 is
		port (
			clk_clk        : in std_logic                    := 'X';             -- clk
			cnt_2_export   : in std_logic_vector(7 downto 0) := (others => 'X'); -- export
			cnt_2_1_export : in std_logic_vector(7 downto 0) := (others => 'X'); -- export
			cnt_3_export   : in std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n  : in std_logic                    := 'X'              -- reset_n
		);
	end component lab2;

