-------- Solution 1 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 2 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 3 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 4 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 5 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 6 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 7 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 8 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 9 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 10 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 11 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 12 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 13 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 14 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 15 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 16 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 17 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 18 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 19 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 20 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 21 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 22 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 23 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 24 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 25 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 26 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 27 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 28 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 29 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 30 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 31 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 32 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 4]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 5]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 6]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 33 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 34 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 35 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 36 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 37 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 38 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 39 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 40 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 41 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 42 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 43 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 44 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 9]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 45 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 46 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 47 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 9]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 48 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 49 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 50 --------
[Column 1]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 2]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 3]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 4]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 5]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 51 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 52 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 53 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]

-------- Solution 54 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 55 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 4]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 5]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 6]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 56 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 57 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 58 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 59 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 9]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]

-------- Solution 60 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 6]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 7]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 8]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 61 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 5]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 6]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 7]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 8]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 62 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 63 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 64 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 65 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 66 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 67 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 68 --------
[Column 1]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 2]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 3]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 4]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 5]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 69 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 70 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 71 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 72 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 73 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 74 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 75 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 8]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 76 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 77 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 78 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 79 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 10]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]

-------- Solution 80 --------
[Column 1]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 81 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 82 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 83 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 9]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 84 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 85 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 86 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 87 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 88 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 89 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 9]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 90 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 91 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 92 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 93 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 94 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 95 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 7]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 8]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 9]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 96 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 97 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 7]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 9]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 98 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 99 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM8(1) [VSS net085 pd3], PMOS : MM11(1) [VDD net085 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkb MH], PMOS : MM10(1) [pd2 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 100 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 101 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]

-------- Solution 102 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]

-------- Solution 103 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : MM6(1) [VSS MH net085], PMOS : MM7(1) [VDD MH net085]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 104 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 105 --------
[Column 1]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 2]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 3]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [net085 MH VSS], PMOS : MM7(1) [net085 MH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(1) [MH clkb pd3], PMOS : MM10(1) [MH clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net085 VSS], PMOS : MM11(1) [pd2 net085 VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

