#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 13 14:39:50 2021
# Process ID: 15756
# Current directory: C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7192 C:\Users\Kayn\Documents\Facultate\SMP\lab05\project_1\project_1.xpr
# Log file: C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/vivado.log
# Journal file: C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 718.957 ; gain = 66.746
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 057480d46dd949bcb732105b0c000619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/PICtoSRAM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PICtoSRAM.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---

***

---

INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 788.934 ; gain = 56.207
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test/top/PICtoSRAM_i/m62256_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test/top/PICtoSRAM_i/m62256_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 057480d46dd949bcb732105b0c000619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PICtoSRAM.protoinst
Time resolution is 1 ps
---

***

---

open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/PICtoSRAM.bd}
Adding cell -- xilinx.com:module_ref:PIC16F873:1.0 - PIC16F873_0
Adding cell -- xilinx.com:module_ref:T74LS04:1.0 - T74LS04_0
Adding cell -- xilinx.com:module_ref:T74LS373:1.0 - T74LS373_0
Adding cell -- xilinx.com:module_ref:m62256:1.0 - m62256_0
Adding cell -- xilinx.com:module_ref:splitter1:1.0 - splitter1_0
Adding cell -- xilinx.com:module_ref:splitter2:1.0 - splitter2_0
Adding cell -- xilinx.com:module_ref:splitter3:1.0 - splitter3_0
Adding cell -- xilinx.com:module_ref:m62256:1.0 - m62256_1
Adding cell -- xilinx.com:module_ref:select:1.0 - select_0
Successfully read diagram <PICtoSRAM> from BD file <C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/PICtoSRAM.bd>
open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/PICtoSRAM.bd}
export_ip_user_files -of_objects  [get_files C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v
file delete -force C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/PICtoSRAM.bd}
open_bd_design {C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/PICtoSRAM.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 14:47:49 2021...
