<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k160tffg676-2" LaunchTime="1483545412">
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-DCP" Name="atan_phase_detector_x5.dcp"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RDS-UTIL-PB" Name="atan_phase_detector_x5_utilization_synth.pb"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="PA-TCL" Name="atan_phase_detector_x5.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="atan_phase_detector_x5_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="atan_phase_detector_x5.vds"/>
  <File Type="RDS-UTIL" Name="atan_phase_detector_x5_utilization_synth.rpt"/>
  <File Type="VDS-TIMINGSUMMARY" Name="atan_phase_detector_x5_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="atan_phase_detector_x5_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/datalib.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/avg_filter_x5.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/atan_phase_detector_x5.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../local_oscillator/local_oscillator.srcs/sources_1/imports/Source/prngen.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="Z:/FPGA_DSP/Source/loLookup.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="Z:/FPGA_DSP/Source/loLookup.ngc">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
      </FileInfo>
    </File>
    <File Path="Z:/FPGA_DSP/Source/phaseGen.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../local_oscillator/local_oscillator.srcs/sources_1/new/loChan.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../local_oscillator/local_oscillator.srcs/sources_1/imports/Source/lo.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="atan_phase_detector_x5"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="DSP_Coeff"/>
  <BlockFileSet Type="BlockSrcs" Name="DSP_ref"/>
  <BlockFileSet Type="BlockSrcs" Name="mult_32_16"/>
  <BlockFileSet Type="BlockSrcs" Name="cordic_translate"/>
</GenRun>
