{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699572640976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699572640988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 16:30:40 2023 " "Processing started: Thu Nov 09 16:30:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699572640988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699572640988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699572640989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699572641236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699572642713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572642783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572642783 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699572643709 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699572643750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643764 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699572643766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699572643766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699572643766 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699572643766 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699572643766 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699572643766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699572643770 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699572643770 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699572643792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699572643823 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699572643823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.982 " "Worst-case setup slack is -6.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.982            -140.478 clk_50MHz  " "   -6.982            -140.478 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.392              -6.392 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.392              -6.392 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.976              -4.976 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -4.976              -4.976 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737              -2.758 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -1.737              -2.758 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk_50MHz  " "    0.333               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.628               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.844               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.533               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.394 " "Worst-case recovery slack is -6.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.394              -6.394 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.394              -6.394 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.193              -5.193 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.193              -5.193 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.837               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.560               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.560               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.879 " "Worst-case minimum pulse width slack is -0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879             -12.086 clk_50MHz  " "   -0.879             -12.086 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.030 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -1.030 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.312               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.401               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572643856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572643856 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699572643881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699572643938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699572645565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699572645663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699572645675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699572645675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.700 " "Worst-case setup slack is -6.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.700            -133.929 clk_50MHz  " "   -6.700            -133.929 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502              -6.502 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.502              -6.502 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113              -5.113 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.113              -5.113 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729              -2.788 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -1.729              -2.788 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572645678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 clk_50MHz  " "    0.021               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.661               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.851               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.567               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572645684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.452 " "Worst-case recovery slack is -6.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.452              -6.452 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.452              -6.452 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.322              -5.322 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.322              -5.322 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572645691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.880               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.554               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572645697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.894 " "Worst-case minimum pulse width slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894             -12.951 clk_50MHz  " "   -0.894             -12.951 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.026 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -1.026 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.326               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.383               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572645700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572645700 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699572645716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699572645996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699572647350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699572647438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699572647445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699572647445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.345 " "Worst-case setup slack is -4.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.345             -87.290 clk_50MHz  " "   -4.345             -87.290 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.213              -3.213 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.213              -3.213 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271              -2.271 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.271              -2.271 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -1.159 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.788              -1.159 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk_50MHz  " "    0.301               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.317               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.453               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.986               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.229 " "Worst-case recovery slack is -3.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.229              -3.229 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.229              -3.229 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413              -2.413 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.413              -2.413 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.437 " "Worst-case removal slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.437               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.018               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.774 " "Worst-case minimum pulse width slack is -0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -2.929 clk_50MHz  " "   -0.774              -2.929 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.158               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.432               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.457               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647471 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699572647490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699572647774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699572647781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699572647781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.743 " "Worst-case setup slack is -3.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.743             -74.925 clk_50MHz  " "   -3.743             -74.925 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.009              -3.009 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.009              -3.009 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165              -2.165 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.165              -2.165 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -0.941 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.653              -0.941 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clk_50MHz  " "    0.205               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.303               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.396               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.898               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.015 " "Worst-case recovery slack is -3.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015              -3.015 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.015              -3.015 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -2.301 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.301              -2.301 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.410               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.923               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.740 " "Worst-case minimum pulse width slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740              -2.899 clk_50MHz  " "   -0.740              -2.899 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.160               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.442               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.456               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699572647817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699572647817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699572650709 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699572650709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5286 " "Peak virtual memory: 5286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699572650823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 16:30:50 2023 " "Processing ended: Thu Nov 09 16:30:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699572650823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699572650823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699572650823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699572650823 ""}
