<profile>

<section name = "Vitis HLS Report for 'FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'" level="0">
<item name = "Date">Mon Oct 28 10:35:09 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FC_CIF_0_2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.990 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">642, 642, 6.420 us, 6.420 us, 642, 642, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">640, 640, 2, 1, 1, 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 287, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 314, -</column>
<column name="Register">-, -, 123, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_1_fu_431_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln104_fu_443_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln105_fu_533_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_558">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_561">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_564">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_567">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_570">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_573">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_576">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_579">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_582">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_585">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_589">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_592">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_595">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_598">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_601">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_604">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="valOut_last_fu_584_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp45_fu_475_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln104_fu_425_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln105_fu_449_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln108_fu_511_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln112_fu_580_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ult_fu_481_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln108_fu_523_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln104_1_fu_463_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln104_fu_455_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_487_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln108_fu_517_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0">14, 3, 16, 48</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0">14, 3, 16, 48</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="i_2_fu_138">9, 2, 4, 8</column>
<column name="in_stream_a_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_142">9, 2, 10, 20</column>
<column name="j_fu_134">9, 2, 7, 14</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0">14, 3, 16, 48</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0">14, 3, 16, 48</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0">14, 3, 16, 48</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0">14, 3, 16, 48</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0">14, 3, 16, 48</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cmp45_reg_633">1, 0, 1, 0</column>
<column name="i_2_fu_138">4, 0, 4, 0</column>
<column name="in_stream_a_read_reg_656">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_142">10, 0, 10, 0</column>
<column name="j_fu_134">7, 0, 7, 0</column>
<column name="or_ln108_reg_652">1, 0, 1, 0</column>
<column name="select_ln104_1_reg_628">4, 0, 4, 0</column>
<column name="trunc_ln105_reg_643">2, 0, 2, 0</column>
<column name="trunc_ln110_reg_661">16, 0, 16, 0</column>
<column name="trunc_ln_reg_648">4, 0, 4, 0</column>
<column name="zext_ln105_reg_638">7, 0, 32, 25</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="in_stream_a_TVALID">in, 1, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TDATA">in, 64, axis, in_stream_a, pointer</column>
<column name="in_stream_a_TREADY">out, 1, axis, in_stream_a, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="sub47">in, 32, ap_none, sub47, scalar</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="mul_ln101_1">in, 32, ap_none, mul_ln101_1, scalar</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0">out, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0">out, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
</table>
</item>
</section>
</profile>
