Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed May 31 09:20:47 2023
| Host             : MAXWELL running 64-bit major release  (build 9200)
| Command          : report_power -file CSSTE_power_routed.rpt -pb CSSTE_power_summary_routed.pb -rpx CSSTE_power_routed.rpx
| Design           : CSSTE
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 42.571 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 41.363                           |
| Device Static (W)        | 1.208                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 18.1                             |
| Junction Temperature (C) | 106.9                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    11.667 |     8880 |       --- |             --- |
|   LUT as Logic           |    10.788 |     4497 |    101400 |            4.43 |
|   CARRY4                 |     0.359 |      109 |     25350 |            0.43 |
|   Register               |     0.284 |     2353 |    202800 |            1.16 |
|   F7/F8 Muxes            |     0.151 |      811 |    101400 |            0.80 |
|   LUT as Distributed RAM |     0.044 |      640 |     35000 |            1.83 |
|   BUFG                   |     0.041 |        8 |        32 |           25.00 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |    18.546 |     6330 |       --- |             --- |
| Block RAM                |     0.111 |        1 |       325 |            0.31 |
| I/O                      |    11.040 |       44 |       400 |           11.00 |
| Static Power             |     1.208 |          |           |                 |
| Total                    |    42.571 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    31.412 |      30.402 |      1.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.468 |       0.400 |      0.068 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.088 |       3.087 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.044 |       0.010 |      0.033 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| CSSTE                                |    41.363 |
|   U1                                 |    10.165 |
|     u1                               |     1.344 |
|       u_REG32                        |     1.344 |
|     u2                               |     3.517 |
|     u3                               |     1.392 |
|       u_Regs                         |     1.383 |
|       u_SCPU_ctrl_more               |     0.010 |
|     u4                               |     1.979 |
|     u5                               |     0.010 |
|       u_ALU_more                     |     0.010 |
|     u6                               |     0.851 |
|     u8                               |     1.071 |
|   U10                                |     1.668 |
|   U2                                 |     1.394 |
|     U0                               |     1.394 |
|       synth_options.dist_mem_inst    |     1.394 |
|   U3                                 |     0.111 |
|     U0                               |     0.111 |
|       inst_blk_mem_gen               |     0.111 |
|   U4                                 |     0.008 |
|   U5                                 |     0.482 |
|   U6                                 |     0.819 |
|     M2                               |     0.253 |
|     SM1                              |     0.566 |
|       HTS0                           |     0.045 |
|       HTS1                           |     0.064 |
|       HTS2                           |     0.073 |
|       HTS3                           |     0.073 |
|       HTS4                           |     0.076 |
|       HTS5                           |     0.069 |
|       HTS6                           |     0.092 |
|       HTS7                           |     0.074 |
|   U7                                 |     0.150 |
|     LED_P2S                          |     0.150 |
|   U8                                 |     0.320 |
|   U9                                 |     0.117 |
|   u_VGA                              |    14.776 |
|     vga_controller                   |     3.807 |
|     vga_debugger                     |     9.933 |
|     vga_display                      |     1.035 |
|       display_data_reg_3392_3455_0_2 |     0.001 |
|       display_data_reg_3968_4031_0_2 |     0.001 |
|       display_data_reg_576_639_0_2   |     0.001 |
+--------------------------------------+-----------+


