Information: Updating design information... (UID-85)
Warning: Design 'j1_wb' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : j1_wb
Version: N-2017.09-SP2
Date   : Thu Dec 14 13:27:28 2017
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.92
  Critical Path Slack:           0.08
  Critical Path Clk Period:      8.33
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.87
  Critical Path Slack:           0.00
  Critical Path Clk Period:      8.33
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          4.66
  Critical Path Slack:           3.68
  Critical Path Clk Period:      8.33
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          8.19
  Critical Path Slack:           0.01
  Critical Path Clk Period:      8.33
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         65
  Hierarchical Port Count:        260
  Leaf Cell Count:               3123
  Buf/Inv Cell Count:             230
  Buf Cell Count:                  14
  Inv Cell Count:                 216
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1992
  Sequential Cell Count:         1131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9129.758625
  Noncombinational Area: 18410.515464
  Buf/Inv Area:            737.352018
  Total Buffer Area:            68.44
  Total Inverter Area:         668.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             27540.274089
  Design Area:           27540.274089


  Design Rules
  -----------------------------------
  Total Number of Nets:          3171
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lcs04.cc.local

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               14.16
  Overall Compile Wall Clock Time:    11.38

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
