// Seed: 928221078
`default_nettype id_5
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_7;
  initial begin
    if (id_7) begin
      id_3 <= id_3;
    end
  end
  logic id_8;
  assign id_7 = 1;
  type_11(
      id_3 < 1, 1
  );
  assign id_1 = id_6;
endmodule
