Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Apr  7 01:15:39 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1935 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.925        0.000                      0                 4480        0.017        0.000                      0                 4480        2.000        0.000                       0                  1940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_sys                            {0.000 4.000}        8.000           125.000         
  clk_125Mhz_system_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_125Mhz_system_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_125Mhz_system_clk_wiz_0_0          0.925        0.000                      0                 4480        0.086        0.000                      0                 4480        3.020        0.000                       0                  1936  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                        5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_125Mhz_system_clk_wiz_0_0_1        0.926        0.000                      0                 4480        0.086        0.000                      0                 4480        3.020        0.000                       0                  1936  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125Mhz_system_clk_wiz_0_0_1  clk_125Mhz_system_clk_wiz_0_0          0.925        0.000                      0                 4480        0.017        0.000                      0                 4480  
clk_125Mhz_system_clk_wiz_0_0    clk_125Mhz_system_clk_wiz_0_0_1        0.925        0.000                      0                 4480        0.017        0.000                      0                 4480  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0
  To Clock:  clk_125Mhz_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.450ns (23.926%)  route 4.610ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=15, routed)          4.610     5.435    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[9]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[9])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.334ns (22.637%)  route 4.559ns (77.363%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.661    -0.732    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.214 f  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.065     0.851    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.116     0.967 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.738     1.705    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.328     2.033 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.821     2.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.521     3.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124     3.623 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.554     4.177    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124     4.301 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.860     5.161    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.568    -0.527    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.381    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.231    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.587    -0.508    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.269    -0.475    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.292    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.396    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.558    -0.537    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.339    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2Bus_WrAck_intr_reg_hole_d1
    SLICE_X16Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_i_1/O
                         net (fo=1, routed)           0.000    -0.294    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_16
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.827    -0.770    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/C
                         clock pessimism              0.247    -0.524    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.120    -0.404    system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.727%)  route 0.230ns (48.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.580    -0.515    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.230    -0.137    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098    -0.039 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.854    -0.743    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.503    -0.240    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.149    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.569    -0.526    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.194    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.837    -0.760    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.269    -0.491    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.308    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.584    -0.511    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.852    -0.745    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism              0.234    -0.511    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.078    -0.433    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.319    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.439    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.564    -0.531    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.334    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.832    -0.765    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.531    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.076    -0.455    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125Mhz_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y54      system_i/PWM_0/inst/PWM_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y52     system_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y39     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y43      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y43      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y49      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y49      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0_1
  To Clock:  clk_125Mhz_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.450ns (23.926%)  route 4.610ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=15, routed)          4.610     5.435    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[9]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[9])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.334ns (22.637%)  route 4.559ns (77.363%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.661    -0.732    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.214 f  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.065     0.851    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.116     0.967 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.738     1.705    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.328     2.033 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.821     2.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.521     3.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124     3.623 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.554     4.177    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124     4.301 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.860     5.161    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.248    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.056    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.643    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.056    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.643    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.056    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.643    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.056    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.643    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.056    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.643    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.568    -0.527    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.381    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.231    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.330    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.587    -0.508    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.269    -0.475    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.292    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.396    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.558    -0.537    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.339    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2Bus_WrAck_intr_reg_hole_d1
    SLICE_X16Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_i_1/O
                         net (fo=1, routed)           0.000    -0.294    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_16
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.827    -0.770    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/C
                         clock pessimism              0.247    -0.524    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.120    -0.404    system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.727%)  route 0.230ns (48.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.580    -0.515    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.230    -0.137    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098    -0.039 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.854    -0.743    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.503    -0.240    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.149    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.569    -0.526    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.194    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.837    -0.760    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.269    -0.491    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.308    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.584    -0.511    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.852    -0.745    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism              0.234    -0.511    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.078    -0.433    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.319    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.439    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.564    -0.531    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.334    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.832    -0.765    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.531    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.076    -0.455    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125Mhz_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y53     system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y54      system_i/PWM_0/inst/PWM_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y52     system_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y39     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y43      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y43      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y45      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y49      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y49      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0_1
  To Clock:  clk_125Mhz_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.450ns (23.926%)  route 4.610ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=15, routed)          4.610     5.435    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[9]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[9])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.334ns (22.637%)  route 4.559ns (77.363%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.661    -0.732    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.214 f  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.065     0.851    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.116     0.967 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.738     1.705    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.328     2.033 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.821     2.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.521     3.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124     3.623 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.554     4.177    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124     4.301 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.860     5.161    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.568    -0.527    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.069    -0.441    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.311    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.231    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.069    -0.443    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.260    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.587    -0.508    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.269    -0.475    
                         clock uncertainty            0.069    -0.405    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.069    -0.443    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.326    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.558    -0.537    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.339    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2Bus_WrAck_intr_reg_hole_d1
    SLICE_X16Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_i_1/O
                         net (fo=1, routed)           0.000    -0.294    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_16
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.827    -0.770    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.069    -0.454    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.120    -0.334    system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.727%)  route 0.230ns (48.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.580    -0.515    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.230    -0.137    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098    -0.039 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.854    -0.743    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.503    -0.240    
                         clock uncertainty            0.069    -0.171    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.080    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.569    -0.526    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.194    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.837    -0.760    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.269    -0.491    
                         clock uncertainty            0.069    -0.421    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.238    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.584    -0.511    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.852    -0.745    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism              0.234    -0.511    
                         clock uncertainty            0.069    -0.441    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.078    -0.363    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.319    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.247    -0.494    
                         clock uncertainty            0.069    -0.424    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.369    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.564    -0.531    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.334    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.832    -0.765    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.531    
                         clock uncertainty            0.069    -0.461    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.076    -0.385    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0
  To Clock:  clk_125Mhz_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.450ns (23.926%)  route 4.610ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=15, routed)          4.610     5.435    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[9]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[9])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.334ns (22.637%)  route 4.559ns (77.363%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.661    -0.732    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.214 f  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.065     0.851    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.116     0.967 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.738     1.705    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I4_O)        0.328     2.033 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.821     2.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     2.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.521     3.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I1_O)        0.124     3.623 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.554     4.177    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124     4.301 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.860     5.161    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.855ns (30.920%)  route 4.144ns (69.080%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.541     5.374    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.487     6.621    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X26Y51         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]/C
                         clock pessimism              0.473     7.094    
                         clock uncertainty           -0.069     7.025    
    SLICE_X26Y51         FDRE (Setup_fdre_C_CE)      -0.413     6.612    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.855ns (31.143%)  route 4.101ns (68.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 6.637 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.111     1.820    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.124     1.944 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.589     2.533    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X6Y55          LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.652     3.308    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.253     4.685    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I0_O)        0.149     4.834 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.498     5.331    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.503     6.637    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X27Y48         FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]/C
                         clock pessimism              0.487     7.125    
                         clock uncertainty           -0.069     7.055    
    SLICE_X27Y48         FDRE (Setup_fdre_C_CE)      -0.413     6.642    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.568    -0.527    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.069    -0.441    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.311    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.231    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.069    -0.443    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.260    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.587    -0.508    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.269    -0.475    
                         clock uncertainty            0.069    -0.405    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.566    -0.529    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.834    -0.763    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.069    -0.443    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.326    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.558    -0.537    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.339    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2Bus_WrAck_intr_reg_hole_d1
    SLICE_X16Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_i_1/O
                         net (fo=1, routed)           0.000    -0.294    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_16
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.827    -0.770    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X16Y59         FDRE                                         r  system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg/C
                         clock pessimism              0.247    -0.524    
                         clock uncertainty            0.069    -0.454    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.120    -0.334    system_i/axi_gpio_0/U0/INTR_CTRLR_GEN.ip2Bus_WrAck_intr_reg_hole_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.727%)  route 0.230ns (48.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.580    -0.515    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.230    -0.137    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098    -0.039 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.854    -0.743    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.503    -0.240    
                         clock uncertainty            0.069    -0.171    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091    -0.080    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.569    -0.526    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y48         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.194    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.837    -0.760    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.269    -0.491    
                         clock uncertainty            0.069    -0.421    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.238    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.584    -0.511    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.852    -0.745    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism              0.234    -0.511    
                         clock uncertainty            0.069    -0.441    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.078    -0.363    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.319    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.247    -0.494    
                         clock uncertainty            0.069    -0.424    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.369    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.564    -0.531    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.334    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.832    -0.765    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y40         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.531    
                         clock uncertainty            0.069    -0.461    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.076    -0.385    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    





