<stg><name>fir</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul = mul i32 %x_read, i32 53

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 18, void, i6 %add_ln12, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %acc = phi i32 0, void, i32 %acc_1, void

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln12 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_cast1 = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
.split:1 %empty_5 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:3 %icmp_ln16 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:4 %br_ln16 = br i1 %icmp_ln16, void, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln21 = add i5 %empty_5, i5 31

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln21 = zext i5 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:3 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:7 %fir_int_int_c_load = load i5 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln18 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln19 = br void

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
:3 %shift_reg_load = load i5 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5 %store_ln21 = store i32 %shift_reg_load, i5 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
:7 %fir_int_int_c_load = load i5 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %mul_ln22 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %mul_pn = phi i32 %mul, void, i32 %mul_ln22, void

]]></Node>
<StgValue><ssdm name="mul_pn"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln12 = add i6 %i, i6 63

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %acc_1 = add i32 %mul_pn, i32 %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:1 %ret_ln26 = ret

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="55" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="56" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="empty_1" to="spectopmodule_ln0" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="y" to="specbitsmap_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="y" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="87" from="x" to="specbitsmap_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="89" from="x" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="90" from="empty" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="x" to="x_read" fromId="55" toId="10">
</dataflow>
<dataflow id="108" from="x_read" to="mul" fromId="10" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="mul" fromId="109" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="i" fromId="111" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="114" from="add_ln12" to="i" fromId="39" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="i" fromId="41" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="116" from="StgValue_70" to="acc" fromId="70" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln12" to="acc" fromId="12" toId="14">
</dataflow>
<dataflow id="118" from="acc_1" to="acc" fromId="40" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="br_ln0" to="acc" fromId="41" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="129" from="p_str" to="specpipeline_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="i" to="tmp" fromId="13" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp" fromId="133" toId="16">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="139" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="141" from="tmp" to="br_ln12" fromId="16" toId="18">
</dataflow>
<dataflow id="142" from="i" to="i_cast1" fromId="13" toId="19">
</dataflow>
<dataflow id="143" from="i" to="empty_5" fromId="13" toId="20">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="144" toId="21">
</dataflow>
<dataflow id="147" from="empty_2" to="specloopname_ln9" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="i" to="icmp_ln16" fromId="13" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_149" to="icmp_ln16" fromId="149" toId="22">
</dataflow>
<dataflow id="151" from="icmp_ln16" to="br_ln16" fromId="22" toId="23">
</dataflow>
<dataflow id="152" from="empty_5" to="add_ln21" fromId="20" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_153" to="add_ln21" fromId="153" toId="24">
</dataflow>
<dataflow id="155" from="add_ln21" to="zext_ln21" fromId="24" toId="25">
</dataflow>
<dataflow id="156" from="shift_reg" to="shift_reg_addr" fromId="56" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_157" to="shift_reg_addr" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="zext_ln21" to="shift_reg_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="160" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="27">
</dataflow>
<dataflow id="161" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="57" toId="28">
</dataflow>
<dataflow id="162" from="StgValue_157" to="fir_int_int_c_addr" fromId="157" toId="28">
</dataflow>
<dataflow id="163" from="i_cast1" to="fir_int_int_c_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="164" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="165" from="x_read" to="store_ln18" fromId="10" toId="30">
</dataflow>
<dataflow id="167" from="StgValue_166" to="store_ln18" fromId="166" toId="30">
</dataflow>
<dataflow id="168" from="shift_reg_addr" to="shift_reg_load" fromId="26" toId="32">
</dataflow>
<dataflow id="169" from="shift_reg" to="shift_reg_addr_1" fromId="56" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_157" to="shift_reg_addr_1" fromId="157" toId="33">
</dataflow>
<dataflow id="171" from="i_cast1" to="shift_reg_addr_1" fromId="19" toId="33">
</dataflow>
<dataflow id="172" from="shift_reg_load" to="store_ln21" fromId="32" toId="34">
</dataflow>
<dataflow id="173" from="shift_reg_addr_1" to="store_ln21" fromId="33" toId="34">
</dataflow>
<dataflow id="174" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="28" toId="35">
</dataflow>
<dataflow id="175" from="fir_int_int_c_load" to="mul_ln22" fromId="35" toId="36">
</dataflow>
<dataflow id="176" from="shift_reg_load" to="mul_ln22" fromId="32" toId="36">
</dataflow>
<dataflow id="177" from="mul" to="mul_pn" fromId="11" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln19" to="mul_pn" fromId="31" toId="38">
</dataflow>
<dataflow id="179" from="mul_ln22" to="mul_pn" fromId="36" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln0" to="mul_pn" fromId="37" toId="38">
</dataflow>
<dataflow id="181" from="i" to="add_ln12" fromId="13" toId="39">
</dataflow>
<dataflow id="183" from="StgValue_182" to="add_ln12" fromId="182" toId="39">
</dataflow>
<dataflow id="184" from="mul_pn" to="acc_1" fromId="38" toId="40">
</dataflow>
<dataflow id="185" from="acc" to="acc_1" fromId="14" toId="40">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln25" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="y" to="write_ln25" fromId="54" toId="42">
</dataflow>
<dataflow id="189" from="acc" to="write_ln25" fromId="14" toId="42">
</dataflow>
<dataflow id="190" from="tmp" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="191" from="icmp_ln16" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="192" from="tmp" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="193" from="icmp_ln16" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
