builds/
design_dv/sim/*
!dv/sim/Makefile
!dv/sim/filelist.f
spyglass/reports/
spyglass/work/*
!spyglass/work/Makefile
!spyglass/work/Config.tcl
.idea
fpga/*
