Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 28 16:40:37 2023
| Host         : prakt10 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file hardware_timing_summary_routed.rpt -pb hardware_timing_summary_routed.pb -rpx hardware_timing_summary_routed.rpx -warn_on_violation
| Design       : hardware
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clock_gen/en_1_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/day_temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/dcf_dow_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/dcf_dow_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/dcf_dow_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/hour_temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/min_temp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/month_temp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/month_temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/month_temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/month_temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/month_temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/clock_module/dcf_interpreter/year_temp_reg[7]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: top/clock_module/display_controller/en_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: top/clock_module/synchronize/FSM_SYN_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: top/clock_module/time_date/day_1_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: top/clock_module/time_date/hour_1_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: top/clock_module/time_date/min_1_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: top/clock_module/time_date/month_1_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: top/clock_module/time_date/sec_1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 814 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.663        0.000                      0                  532        0.100        0.000                      0                  532        4.500        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)             Period(ns)      Frequency(MHz)
-----                        ------------             ----------      --------------
GCLK                         {0.000 5.000}            10.000          100.000         
  clock_gen/i_clk_10K_reg/Q  {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                               7.663        0.000                      0                   26        0.101        0.000                      0                   26        4.500        0.000                       0                    15  
  clock_gen/i_clk_10K_reg/Q    99979.836        0.000                      0                  506        0.100        0.000                      0                  506    49999.496        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clock_gen/i_clk_10K_reg/Q  GCLK                             8.844        0.000                      0                    1        0.125        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.535ns (29.227%)  route 1.296ns (70.773%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.479     6.147    clock_gen/i_clk_10K
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[5]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.535ns (29.227%)  route 1.296ns (70.773%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.479     6.147    clock_gen/i_clk_10K
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[6]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[6]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.535ns (29.227%)  route 1.296ns (70.773%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.479     6.147    clock_gen/i_clk_10K
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.535ns (29.227%)  route 1.296ns (70.773%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.479     6.147    clock_gen/i_clk_10K
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y50         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.535ns (33.505%)  route 1.062ns (66.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.245     5.913    clock_gen/i_clk_10K
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y51         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[10]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.535ns (33.505%)  route 1.062ns (66.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.245     5.913    clock_gen/i_clk_10K
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y51         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.535ns (33.505%)  route 1.062ns (66.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.245     5.913    clock_gen/i_clk_10K
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[12]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y51         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[12]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.535ns (33.505%)  route 1.062ns (66.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.263     4.317    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.341     4.658 f  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.706     5.363    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.097     5.460 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.571    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.668 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.245     5.913    clock_gen/i_clk_10K
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105    13.932    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[9]/C
                         clock pessimism              0.226    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y51         FDRE (Setup_fdre_C_R)       -0.314    13.810    clock_gen/counter_10K_reg[9]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.535ns (33.583%)  route 1.058ns (66.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.341     4.641 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.595     5.235    clock_gen/counter_10K_reg_n_0_[10]
    SLICE_X50Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.332 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.443    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.540 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.353     5.893    clock_gen/i_clk_10K
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[1]/C
                         clock pessimism              0.226    14.175    
                         clock uncertainty           -0.035    14.140    
    SLICE_X51Y49         FDRE (Setup_fdre_C_R)       -0.314    13.826    clock_gen/counter_10K_reg[1]
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  7.934    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 clock_gen/counter_10K_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.535ns (33.583%)  route 1.058ns (66.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.341     4.641 f  clock_gen/counter_10K_reg[10]/Q
                         net (fo=2, routed)           0.595     5.235    clock_gen/counter_10K_reg_n_0_[10]
    SLICE_X50Y50         LUT6 (Prop_lut6_I4_O)        0.097     5.332 r  clock_gen/counter_10K[12]_i_2/O
                         net (fo=2, routed)           0.111     5.443    clock_gen/counter_10K[12]_i_2_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I0_O)        0.097     5.540 r  clock_gen/counter_10K[12]_i_1/O
                         net (fo=12, routed)          0.353     5.893    clock_gen/i_clk_10K
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271    11.271 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484    12.755    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    12.827 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.122    13.949    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[2]/C
                         clock pessimism              0.226    14.175    
                         clock uncertainty           -0.035    14.140    
    SLICE_X51Y49         FDRE (Setup_fdre_C_R)       -0.314    13.826    clock_gen/counter_10K_reg[2]
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  7.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.136%)  route 0.117ns (24.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  clock_gen/counter_10K0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.976    clock_gen/data0[5]
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[5]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.702%)  route 0.117ns (24.298%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  clock_gen/counter_10K0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.987    clock_gen/data0[7]
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[7]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.896%)  route 0.117ns (23.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.012 r  clock_gen/counter_10K0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.012    clock_gen/data0[6]
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[6]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.896%)  route 0.117ns (23.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.012 r  clock_gen/counter_10K0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.012    clock_gen/data0[8]
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  clock_gen/counter_10K_reg[8]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.394ns (77.032%)  route 0.117ns (22.968%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  clock_gen/counter_10K0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    clock_gen/counter_10K0_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  clock_gen/counter_10K0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.015    clock_gen/data0[9]
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[9]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.405ns (77.516%)  route 0.117ns (22.484%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  clock_gen/counter_10K0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    clock_gen/counter_10K0_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  clock_gen/counter_10K0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.026    clock_gen/data0[11]
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[11]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.430ns (78.542%)  route 0.117ns (21.458%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  clock_gen/counter_10K0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    clock_gen/counter_10K0_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  clock_gen/counter_10K0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.051    clock_gen/data0[10]
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[10]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.430ns (78.542%)  route 0.117ns (21.458%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.504    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_gen/counter_10K_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    clock_gen/counter_10K_reg_n_0_[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  clock_gen/counter_10K0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.922    clock_gen/counter_10K0_carry_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  clock_gen/counter_10K0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.961    clock_gen/counter_10K0_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  clock_gen/counter_10K0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.051    clock_gen/data0[12]
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  clock_gen/counter_10K_reg[12]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    clock_gen/counter_10K_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.789%)  route 0.166ns (47.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.166     1.809    clock_gen/counter_10K_reg_n_0_[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000     1.854    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.499     1.518    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.638    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_gen/counter_10K_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/counter_10K_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.288ns (47.316%)  route 0.321ns (52.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  clock_gen/counter_10K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  clock_gen/counter_10K_reg[0]/Q
                         net (fo=4, routed)           0.321     1.964    clock_gen/counter_10K_reg_n_0_[0]
    SLICE_X51Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.111 r  clock_gen/counter_10K0_carry/O[0]
                         net (fo=1, routed)           0.000     2.111    clock_gen/data0[1]
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.824     2.018    clock_gen/GCLK_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  clock_gen/counter_10K_reg[1]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.105     1.876    clock_gen/counter_10K_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y9  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y50   clock_gen/counter_10K_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   clock_gen/counter_10K_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   clock_gen/counter_10K_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   clock_gen/counter_10K_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   clock_gen/counter_10K_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   clock_gen/counter_10K_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   clock_gen/counter_10K_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   clock_gen/counter_10K_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   clock_gen/counter_10K_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50   clock_gen/counter_10K_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   clock_gen/counter_10K_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   clock_gen/counter_10K_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   clock_gen/counter_10K_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50   clock_gen/counter_10K_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y50   clock_gen/counter_10K_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   clock_gen/counter_10K_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  clock_gen/i_clk_10K_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack    99979.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99979.836ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/time_date/year_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        20.077ns  (logic 6.251ns (31.135%)  route 13.826ns (68.865%))
  Logic Levels:           26  (CARRY4=10 LDCE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.286ns = ( 100006.289 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.257     6.949    clk_BUFG
    SLICE_X43Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341     7.290 f  reset_reg/Q
                         net (fo=83, routed)          1.698     8.988    top/clock_module/dcf_interpreter/reset
    SLICE_X55Y34         LUT3 (Prop_lut3_I2_O)        0.097     9.085 r  top/clock_module/dcf_interpreter/year_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.444     9.529    top/clock_module/time_date/year_reg[3]_C_1
    SLICE_X54Y34         LDCE (SetClr_ldce_CLR_Q)     0.807    10.336 f  top/clock_module/time_date/year_reg[3]_LDC/Q
                         net (fo=3, routed)           0.626    10.962    top/clock_module/time_date_n_104
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.097    11.059 r  top/clock_module/year_r_i_76/O
                         net (fo=1, routed)           0.000    11.059    top/clock_module/time_date/year_r_i_87[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.511 f  top/clock_module/time_date/year_r_reg_i_59/O[3]
                         net (fo=28, routed)          1.867    13.378    top_n_8
    SLICE_X76Y40         LUT1 (Prop_lut1_I0_O)        0.234    13.612 r  year_r_i_101/O
                         net (fo=1, routed)           0.000    13.612    top/clock_module/time_date/year_r_i_616_2[1]
    SLICE_X76Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.044 r  top/clock_module/time_date/year_r_reg_i_63/O[2]
                         net (fo=20, routed)          1.397    15.441    top/clock_module/time_date/year_r8[7]
    SLICE_X67Y32         LUT3 (Prop_lut3_I2_O)        0.230    15.671 r  top/clock_module/time_date/year_r_i_447/O
                         net (fo=19, routed)          1.737    17.408    top/clock_module/time_date/year_r_i_447_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.097    17.505 r  top/clock_module/time_date/year_r_i_441/O
                         net (fo=4, routed)           0.577    18.082    top/clock_module/time_date/year_r_i_441_n_0
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.097    18.179 r  top/clock_module/time_date/year_r_i_519/O
                         net (fo=1, routed)           0.000    18.179    top/clock_module/time_date/year_r_i_519_n_0
    SLICE_X72Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    18.574 r  top/clock_module/time_date/year_r_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    18.574    top/clock_module/time_date/year_r_reg_i_361_n_0
    SLICE_X72Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    18.733 r  top/clock_module/time_date/year_r_reg_i_202/O[0]
                         net (fo=4, routed)           1.006    19.739    top_n_159
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.224    19.963 r  year_r_i_363/O
                         net (fo=1, routed)           0.421    20.384    year_r_i_363_n_0
    SLICE_X68Y35         LUT5 (Prop_lut5_I4_O)        0.097    20.481 r  year_r_i_192/O
                         net (fo=2, routed)           0.717    21.198    year_r_i_192_n_0
    SLICE_X67Y37         LUT6 (Prop_lut6_I0_O)        0.097    21.295 r  year_r_i_196/O
                         net (fo=1, routed)           0.000    21.295    top/clock_module/time_date/year_r_reg_i_69_1[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    21.690 r  top/clock_module/time_date/year_r_reg_i_127/CO[3]
                         net (fo=1, routed)           0.000    21.690    top/clock_module/time_date/year_r_reg_i_127_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.779 r  top/clock_module/time_date/year_r_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    21.779    top/clock_module/time_date/year_r_reg_i_69_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    22.009 r  top/clock_module/time_date/year_r_reg_i_68/O[1]
                         net (fo=3, routed)           0.570    22.579    top_n_207
    SLICE_X65Y36         LUT2 (Prop_lut2_I0_O)        0.225    22.804 r  year_r_i_115/O
                         net (fo=1, routed)           0.000    22.804    year_r_i_115_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    22.991 r  year_r_reg_i_66/O[0]
                         net (fo=1, routed)           0.851    23.842    top/clock_module/time_date/year_r_reg_i_15_0[0]
    SLICE_X75Y31         LUT4 (Prop_lut4_I3_O)        0.224    24.066 r  top/clock_module/time_date/year_r_i_54/O
                         net (fo=1, routed)           0.000    24.066    top/clock_module/time_date/year_r_i_54_n_0
    SLICE_X75Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    24.365 r  top/clock_module/time_date/year_r_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.365    top/clock_module/time_date/year_r_reg_i_16_n_0
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    24.595 r  top/clock_module/time_date/year_r_reg_i_15/O[1]
                         net (fo=5, routed)           0.625    25.220    top/clock_module/time_date/year_r_reg_i_15_n_6
    SLICE_X77Y32         LUT6 (Prop_lut6_I5_O)        0.225    25.445 r  top/clock_module/time_date/year_r_i_5/O
                         net (fo=2, routed)           0.701    26.146    top/clock_module/time_date/year_r_i_5_n_0
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.097    26.243 f  top/clock_module/time_date/year_r_i_14/O
                         net (fo=1, routed)           0.100    26.343    top/clock_module/time_date/year_r_i_14_n_0
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.097    26.440 f  top/clock_module/time_date/year_r_i_4/O
                         net (fo=1, routed)           0.490    26.930    top/clock_module/time_date/year_r_i_4_n_0
    SLICE_X77Y31         LUT6 (Prop_lut6_I2_O)        0.097    27.027 r  top/clock_module/time_date/year_r_i_1/O
                         net (fo=1, routed)           0.000    27.027    top/clock_module/time_date/year_r_i_1_n_0
    SLICE_X77Y31         FDRE                                         r  top/clock_module/time_date/year_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.175 100006.273    top/clock_module/time_date/clk_BUFG
    SLICE_X77Y31         FDRE                                         r  top/clock_module/time_date/year_r_reg/C
                         clock pessimism              0.591 100006.867    
                         clock uncertainty           -0.035 100006.828    
    SLICE_X77Y31         FDRE (Setup_fdre_C_D)        0.030 100006.859    top/clock_module/time_date/year_r_reg
  -------------------------------------------------------------------
                         required time                      100006.867    
                         arrival time                         -27.027    
  -------------------------------------------------------------------
                         slack                              99979.836    

Slack (MET) :             99994.406ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_interpreter/line2_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.434ns (26.191%)  route 4.041ns (73.809%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 100006.219 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.257     6.949    clk_BUFG
    SLICE_X43Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341     7.290 r  reset_reg/Q
                         net (fo=83, routed)          1.403     8.694    top/clock_module/dcf_interpreter/reset
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.101     8.795 r  top/clock_module/dcf_interpreter/day_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.518     9.313    top/clock_module/time_date/day_reg[5]_C_1
    SLICE_X53Y29         LDCE (SetClr_ldce_CLR_Q)     0.798    10.111 f  top/clock_module/time_date/day_reg[5]_LDC/Q
                         net (fo=6, routed)           0.925    11.035    top/clock_module/time_date_n_59
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.097    11.132 r  top/clock_module/line2[259]_i_4/O
                         net (fo=10, routed)          1.195    12.327    top/clock_module/time_date/day[5]
    SLICE_X50Y25         LUT5 (Prop_lut5_I3_O)        0.097    12.424 r  top/clock_module/time_date/line2[248]_i_1/O
                         net (fo=1, routed)           0.000    12.424    top/clock_module/display_interpreter/line2_reg[248]_0
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.107 100006.211    top/clock_module/display_interpreter/clk_BUFG
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[248]/C
                         clock pessimism              0.591 100006.805    
                         clock uncertainty           -0.035 100006.766    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.069 100006.836    top/clock_module/display_interpreter/line2_reg[248]
  -------------------------------------------------------------------
                         required time                      100006.836    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                              99994.406    

Slack (MET) :             99994.438ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_interpreter/line2_reg[257]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.437ns (26.232%)  route 4.041ns (73.768%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 100006.219 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.257     6.949    clk_BUFG
    SLICE_X43Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341     7.290 r  reset_reg/Q
                         net (fo=83, routed)          1.403     8.694    top/clock_module/dcf_interpreter/reset
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.101     8.795 r  top/clock_module/dcf_interpreter/day_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.518     9.313    top/clock_module/time_date/day_reg[5]_C_1
    SLICE_X53Y29         LDCE (SetClr_ldce_CLR_Q)     0.798    10.111 f  top/clock_module/time_date/day_reg[5]_LDC/Q
                         net (fo=6, routed)           0.925    11.035    top/clock_module/time_date_n_59
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.097    11.132 r  top/clock_module/line2[259]_i_4/O
                         net (fo=10, routed)          1.195    12.327    top/clock_module/time_date/day[5]
    SLICE_X50Y25         LUT5 (Prop_lut5_I3_O)        0.100    12.427 r  top/clock_module/time_date/line2[257]_i_1/O
                         net (fo=1, routed)           0.000    12.427    top/clock_module/display_interpreter/line2_reg[257]_0
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.107 100006.211    top/clock_module/display_interpreter/clk_BUFG
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[257]/C
                         clock pessimism              0.591 100006.805    
                         clock uncertainty           -0.035 100006.766    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.098 100006.867    top/clock_module/display_interpreter/line2_reg[257]
  -------------------------------------------------------------------
                         required time                      100006.867    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                              99994.438    

Slack (MET) :             99994.547ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_interpreter/line2_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.434ns (26.829%)  route 3.911ns (73.171%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.218ns = ( 100006.219 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.257     6.949    clk_BUFG
    SLICE_X43Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.341     7.290 r  reset_reg/Q
                         net (fo=83, routed)          1.403     8.694    top/clock_module/dcf_interpreter/reset
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.101     8.795 r  top/clock_module/dcf_interpreter/day_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.518     9.313    top/clock_module/time_date/day_reg[5]_C_1
    SLICE_X53Y29         LDCE (SetClr_ldce_CLR_Q)     0.798    10.111 f  top/clock_module/time_date/day_reg[5]_LDC/Q
                         net (fo=6, routed)           0.925    11.035    top/clock_module/time_date_n_59
    SLICE_X54Y27         LUT3 (Prop_lut3_I1_O)        0.097    11.132 r  top/clock_module/line2[259]_i_4/O
                         net (fo=10, routed)          1.065    12.197    top/clock_module/time_date/day[5]
    SLICE_X50Y25         LUT5 (Prop_lut5_I4_O)        0.097    12.294 r  top/clock_module/time_date/line2[250]_i_1/O
                         net (fo=1, routed)           0.000    12.294    top/clock_module/display_interpreter/line2_reg[250]_0
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.107 100006.211    top/clock_module/display_interpreter/clk_BUFG
    SLICE_X50Y25         FDRE                                         r  top/clock_module/display_interpreter/line2_reg[250]/C
                         clock pessimism              0.591 100006.805    
                         clock uncertainty           -0.035 100006.766    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.070 100006.836    top/clock_module/display_interpreter/line2_reg[250]
  -------------------------------------------------------------------
                         required time                      100006.844    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                              99994.547    

Slack (MET) :             99994.555ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[20]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.878ns (38.037%)  route 3.059ns (61.963%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.994    11.902    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[20]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[20]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[20]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                              99994.555    

Slack (MET) :             99994.555ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[21]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.878ns (38.037%)  route 3.059ns (61.963%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.994    11.902    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[21]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[21]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[21]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                              99994.555    

Slack (MET) :             99994.555ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[22]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.878ns (38.037%)  route 3.059ns (61.963%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.994    11.902    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[22]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[22]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[22]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                              99994.555    

Slack (MET) :             99994.555ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[23]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.878ns (38.037%)  route 3.059ns (61.963%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.994    11.902    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[23]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[23]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[23]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                              99994.555    

Slack (MET) :             99994.562ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[28]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.878ns (38.053%)  route 3.057ns (61.947%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.992    11.900    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[28]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y52         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[28]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y52         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[28]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                              99994.562    

Slack (MET) :             99994.562ns  (required time - arrival time)
  Source:                 top/clock_module/display_controller/clk_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[29]__0/R
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (clock_gen/i_clk_10K_reg/Q rise@100000.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.878ns (38.053%)  route 3.057ns (61.947%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns = ( 100006.227 - 100000.000 ) 
    Source Clock Delay      (SCD):    6.964ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339     1.339 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.975    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079     3.054 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246     4.300    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393     4.693 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.921     5.613    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     5.692 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.272     6.964    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y45         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.341     7.305 r  top/clock_module/display_controller/clk_count_reg[0]__0/Q
                         net (fo=4, routed)           0.448     7.753    top/clock_module/display_controller/clk_count_reg[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     8.197 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.197    top/clock_module/display_controller/clk_count_reg[0]__0_i_4_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.289 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.289    top/clock_module/display_controller/clk_count_reg[0]__0_i_11_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.381 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.381    top/clock_module/display_controller/clk_count_reg[0]__0_i_13_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.473 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.473    top/clock_module/display_controller/clk_count_reg[0]__0_i_15_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.565 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_14/CO[3]
                         net (fo=1, routed)           0.001     8.566    top/clock_module/display_controller/clk_count_reg[0]__0_i_14_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.658 r  top/clock_module/display_controller/clk_count_reg[0]__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.658    top/clock_module/display_controller/clk_count_reg[0]__0_i_16_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.881 f  top/clock_module/display_controller/clk_count_reg[0]__0_i_17/O[1]
                         net (fo=1, routed)           0.562     9.443    top/clock_module/display_controller/clk_count_reg[0]__0_i_17_n_6
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.216     9.659 f  top/clock_module/display_controller/clk_count[0]__0_i_10/O
                         net (fo=1, routed)           0.442    10.101    top/clock_module/display_controller/clk_count[0]__0_i_10_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.198 f  top/clock_module/display_controller/clk_count[0]__0_i_5/O
                         net (fo=2, routed)           0.613    10.810    top/clock_module/display_controller/clk_count[0]__0_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.097    10.907 r  top/clock_module/display_controller/clk_count[0]__0_i_1/O
                         net (fo=33, routed)          0.992    11.900    top/clock_module/display_controller/clk_count[0]__0_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[29]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                  100000.000 100000.000 r  
    Y9                                                0.000 100000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 100000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 100001.273 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 100002.758    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 100002.828 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 100003.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.314 100004.242 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.793 100005.031    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072 100005.102 r  clk_BUFG_inst/O
                         net (fo=273, routed)         1.114 100006.219    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y52         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[29]__0/C
                         clock pessimism              0.581 100006.797    
                         clock uncertainty           -0.035 100006.758    
    SLICE_X47Y52         FDRE (Setup_fdre_C_R)       -0.314 100006.445    top/clock_module/display_controller/clk_count_reg[29]__0
  -------------------------------------------------------------------
                         required time                      100006.461    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                              99994.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.370%)  route 0.116ns (24.630%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.195 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     3.195    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[20]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.932%)  route 0.116ns (24.068%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.206 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     3.206    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[22]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[22]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/dcf_interpreter/dcf_day_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.568     2.731    top/dcf_decode/clk_BUFG
    SLICE_X59Y25         FDRE                                         r  top/dcf_decode/stream_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     2.872 r  top/dcf_decode/stream_reg[20]/Q
                         net (fo=2, routed)           0.066     2.939    top/clock_module/dcf_interpreter/dcf_year_reg[7]_0[17]
    SLICE_X58Y25         FDRE                                         r  top/clock_module/dcf_interpreter/dcf_day_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.834     3.627    top/clock_module/dcf_interpreter/clk_BUFG
    SLICE_X58Y25         FDRE                                         r  top/clock_module/dcf_interpreter/dcf_day_reg[4]/C
                         clock pessimism             -0.883     2.744    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.075     2.819    top/clock_module/dcf_interpreter/dcf_day_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[21]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.119%)  route 0.116ns (22.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.231 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     3.231    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[21]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[21]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[21]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[23]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.119%)  route 0.116ns (22.881%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.231 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     3.231    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[23]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y50         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[23]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[23]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.254%)  route 0.116ns (22.746%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.180 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.180    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.234 r  top/clock_module/display_controller/clk_count_reg[24]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     3.234    top/clock_module/display_controller/clk_count_reg[24]__0_i_1_n_7
    SLICE_X47Y51         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y51         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[24]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[24]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 top/clock_module/display_controller/clk_count_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/display_controller/clk_count_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.405ns (77.734%)  route 0.116ns (22.266%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.561     2.724    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y49         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  top/clock_module/display_controller/clk_count_reg[19]__0/Q
                         net (fo=2, routed)           0.115     2.981    top/clock_module/display_controller/clk_count_reg[19]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.141 r  top/clock_module/display_controller/clk_count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.141    top/clock_module/display_controller/clk_count_reg[16]__0_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.180 r  top/clock_module/display_controller/clk_count_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.180    top/clock_module/display_controller/clk_count_reg[20]__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.245 r  top/clock_module/display_controller/clk_count_reg[24]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     3.245    top/clock_module/display_controller/clk_count_reg[24]__0_i_1_n_5
    SLICE_X47Y51         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.827     3.620    top/clock_module/display_controller/clk_BUFG
    SLICE_X47Y51         FDRE                                         r  top/clock_module/display_controller/clk_count_reg[26]__0/C
                         clock pessimism             -0.629     2.991    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     3.096    top/clock_module/display_controller/clk_count_reg[26]__0
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 top/dcf_decode/stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/synchronize/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.760%)  route 0.101ns (35.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.570     2.733    top/dcf_decode/clk_BUFG
    SLICE_X63Y25         FDRE                                         r  top/dcf_decode/stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     2.874 r  top/dcf_decode/stream_reg[0]/Q
                         net (fo=3, routed)           0.101     2.976    top/dcf_decode/stream_reg_n_0_[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.021 r  top/dcf_decode/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.021    top/clock_module/synchronize/FSM_sequential_state_reg[1]_0
    SLICE_X62Y25         FDRE                                         r  top/clock_module/synchronize/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.835     3.628    top/clock_module/synchronize/clk_BUFG
    SLICE_X62Y25         FDRE                                         r  top/clock_module/synchronize/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.882     2.746    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.121     2.867    top/clock_module/synchronize/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 top/clock_module/dcf_interpreter/dcf_month_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            top/clock_module/dcf_interpreter/month_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.190ns (69.430%)  route 0.084ns (30.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.552     2.715    top/clock_module/dcf_interpreter/clk_BUFG
    SLICE_X48Y31         FDRE                                         r  top/clock_module/dcf_interpreter/dcf_month_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     2.856 r  top/clock_module/dcf_interpreter/dcf_month_reg[3]/Q
                         net (fo=2, routed)           0.084     2.940    top/clock_module/dcf_interpreter/dcf_month_reg_n_0_[3]
    SLICE_X49Y31         LUT4 (Prop_lut4_I3_O)        0.049     2.989 r  top/clock_module/dcf_interpreter/month_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.989    top/clock_module/dcf_interpreter/month_temp[4]_i_1_n_0
    SLICE_X49Y31         FDRE                                         r  top/clock_module/dcf_interpreter/month_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.818     3.611    top/clock_module/dcf_interpreter/clk_BUFG
    SLICE_X49Y31         FDRE                                         r  top/clock_module/dcf_interpreter/month_temp_reg[4]/C
                         clock pessimism             -0.883     2.728    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.107     2.835    top/clock_module/dcf_interpreter/month_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dcf_gen/current_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            dcf_gen/dcf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_gen/i_clk_10K_reg/Q  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             clock_gen/i_clk_10K_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_gen/i_clk_10K_reg/Q rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.942%)  route 0.073ns (28.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.472     2.138    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.164 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.579     2.742    dcf_gen/clk_BUFG
    SLICE_X60Y36         FDRE                                         r  dcf_gen/current_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.141     2.883 r  dcf_gen/current_time_reg[0]/Q
                         net (fo=6, routed)           0.073     2.956    dcf_gen/current_time_reg[0]
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.045     3.001 r  dcf_gen/dcf_i_1/O
                         net (fo=1, routed)           0.000     3.001    dcf_gen/dcf_i_1_n_0
    SLICE_X61Y36         FDRE                                         r  dcf_gen/dcf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.204     2.221 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.543     2.764    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.793 r  clk_BUFG_inst/O
                         net (fo=273, routed)         0.846     3.639    dcf_gen/clk_BUFG
    SLICE_X61Y36         FDRE                                         r  dcf_gen/dcf_reg/C
                         clock pessimism             -0.884     2.755    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.091     2.846    dcf_gen/dcf_reg
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/i_clk_10K_reg/Q
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { clock_gen/i_clk_10K_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         100000.000  99998.406  BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X58Y34   clock_gen/counter_100_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X58Y34   clock_gen/counter_100_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X58Y34   clock_gen/counter_100_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X58Y34   clock_gen/counter_100_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X48Y34   top/clock_module/dcf_interpreter/month_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X49Y31   top/clock_module/dcf_interpreter/month_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X49Y31   top/clock_module/dcf_interpreter/month_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X49Y31   top/clock_module/dcf_interpreter/month_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100000.000  99999.000  SLICE_X49Y31   top/clock_module/dcf_interpreter/month_temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y47   top/clock_module/display_controller/clk_count_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y47   top/clock_module/display_controller/clk_count_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y48   top/clock_module/display_controller/clk_count_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y48   top/clock_module/display_controller/clk_count_reg[13]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y48   top/clock_module/display_controller/clk_count_reg[14]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y48   top/clock_module/display_controller/clk_count_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y49   top/clock_module/display_controller/clk_count_reg[16]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y49   top/clock_module/display_controller/clk_count_reg[17]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y49   top/clock_module/display_controller/clk_count_reg[18]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         49999.992   49999.496  SLICE_X47Y49   top/clock_module/display_controller/clk_count_reg[19]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X58Y34   clock_gen/counter_100_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X48Y34   top/clock_module/dcf_interpreter/month_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50000.000   49999.500  SLICE_X49Y31   top/clock_module/dcf_interpreter/month_temp_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/i_clk_10K_reg/Q
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (GCLK rise@50010.000ns - clock_gen/i_clk_10K_reg/Q fall@50000.000ns)
  Data Path Delay:        0.655ns  (logic 0.097ns (14.813%)  route 0.557ns (85.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 50013.934 - 50010.000 ) 
    Source Clock Delay      (SCD):    4.693ns = ( 50004.691 - 50000.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q fall edge)
                                                  50000.000 50000.000 f  
    Y9                                                0.000 50000.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50000.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.339 50001.340 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.636 50002.977    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.079 50003.055 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.246 50004.301    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.393 50004.695 f  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.557 50005.254    clock_gen/clk
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.097 50005.352 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000 50005.352    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)   50010.000 50010.000 r  
    Y9                                                0.000 50010.000 r  GCLK (IN)
                         net (fo=0)                   0.000 50010.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.271 50011.270 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.484 50012.754    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072 50012.824 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.105 50013.930    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism              0.226 50014.156    
                         clock uncertainty           -0.035 50014.121    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.069 50014.191    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                      50014.191    
                         arrival time                       -50005.348    
  -------------------------------------------------------------------
                         slack                                  8.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clock_gen/i_clk_10K_reg/Q
                            (clock source 'clock_gen/i_clk_10K_reg/Q'  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            clock_gen/i_clk_10K_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - clock_gen/i_clk_10K_reg/Q rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.045ns (12.870%)  route 0.305ns (87.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_gen/i_clk_10K_reg/Q rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.555     1.502    clock_gen/GCLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clock_gen/i_clk_10K_reg/Q
                         net (fo=2, routed)           0.305     1.971    clock_gen/clk
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.016 r  clock_gen/i_clk_10K_i_1/O
                         net (fo=1, routed)           0.000     2.016    clock_gen/i_clk_10K_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.823     2.017    clock_gen/GCLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clock_gen/i_clk_10K_reg/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.890    clock_gen/i_clk_10K_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.125    





