# Chisel: 5-Stage Pipelined CPU

This repository contains a Chisel implementation of a 5-stage pipelined CPU, part of a computer architecture course project at SJTU.
