# Pipelined-Processor
An implementation of a PDP-11/MIPS pipelined hybrid in VHDL.

## Implementation
- Five pipelined stages:
    + Instruction Fetch
    + Instruction Decode
    + Execution
    + Memory
    + Write-back

## Schematic
[ðŸ”— draw.io](https://app.diagrams.net/#G1z11fJx8HzFJNIYQW32x8gdRu-mdnnpCM)
![Pipelined RISC-Datapath Schematic](https://user-images.githubusercontent.com/44498156/209788026-7279eb6a-b9f1-4887-9662-9a649df60e1c.png)
