module module_name
(input ...
 output ....) //reg daca am always

....

endmodule

module mod_tb;

reg ...
wire ...

module_name inst(.(), .(), ...)

integer k;

initial begin

$display("Time\ti\t\to");
$monitor("%0t\t%b(%2d)\t%b(%0d)", $time, i, i, o, o);

i = 0;
for (k = 1; k < ..; k = k + 1)
  #10 i = k;
end
endmodule
