#ifndef __HALCLKHWIO_H__
#define __HALCLKHWIO_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIO.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    GCC_CLK_CTL_REG
    LPASS_LPASS_CC_REG
    LPASS_QDSP6SS_PUB
    CORE_TOP_CSR

  'Include' filters applied: <none>
  'Exclude' filters applied: TSENS ACR RPU RESERVED 
*/
/*
  ===========================================================================

  Copyright (c) 2013 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ===========================================================================

  $Header: //components/rel/core.adsp/2.2/systemdrivers/hal/clk/hw/lpass/inc/HALclkHWIO.h#3 $
  $DateTime: 2013/06/07 19:33:04 $
  $Author: coresvc $

  ===========================================================================
*/

/*
 * HWIO base definitions
 */
extern  uint32                     HAL_clk_nHWIOBaseTop;
#define CLK_CTL_BASE               HAL_clk_nHWIOBaseTop
#define CLK_CTL_BASE_PHYS          0xFC400000
#define CLK_CTL_BASE_SIZE          0x00300000
#define PROC_CLK_BRANCH_ENA_VOTE   GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE

extern uint32                      HAL_clk_nHWIOBaseLPASS;
#define LPASS_BASE                 HAL_clk_nHWIOBaseLPASS
#define LPASS_BASE_PHYS            0xFE000000
#define LPASS_LPASS_BASE           LPASS_BASE
#define LPASS_BASE_SIZE            0x00300000

extern uint32                      HAL_clk_nHWIOBaseTCSR;
#define CORE_TOP_CSR_BASE          HAL_clk_nHWIOBaseTCSR
#define CORE_TOP_CSR_BASE_SIZE     0x00030000
#define CORE_TOP_CSR_BASE_PHYS     0xfd480000

/*----------------------------------------------------------------------------
 * MODULE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                       (CORE_TOP_CSR_BASE      + 0x00020000)
#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                   0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                         0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                    0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                         0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                       0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                          0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                         0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                          0x0


/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                      (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                                 0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, HWIO_GCC_GPLL0_M_VAL_RMSK)
#define HWIO_GCC_GPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_M_VAL_ADDR,m,v,HWIO_GCC_GPLL0_M_VAL_IN)
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, HWIO_GCC_GPLL0_N_VAL_RMSK)
#define HWIO_GCC_GPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_N_VAL_ADDR,m,v,HWIO_GCC_GPLL0_N_VAL_IN)
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                                0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                                      0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                                  0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                                       0x1b
#define HWIO_GCC_GPLL0_USER_CTL_FRAC_MODE_DITHER_BMSK                                                  0x4000000
#define HWIO_GCC_GPLL0_USER_CTL_FRAC_MODE_DITHER_SHFT                                                       0x1a
#define HWIO_GCC_GPLL0_USER_CTL_FRAC_MODE_CONTROL_BMSK                                                 0x2000000
#define HWIO_GCC_GPLL0_USER_CTL_FRAC_MODE_CONTROL_SHFT                                                      0x19
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_BMSK                                         0xfc000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_SHFT                                               0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_PLL_STATUS_BIT15_DIS_BMSK                                            0x2000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_PLL_STATUS_BIT15_DIS_SHFT                                                 0x19
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_BMSK                                            0x1000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_SHFT                                                 0x18
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_MODE_BMSK                                                      0x30000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOOP_BW_MODE_SHFT                                                         0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL0_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL0_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL0_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL0_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL0_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_MODE_BMSK                                                              0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_MODE_SHFT                                                              0x3
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_FINE_BMSK                                                              0x7
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_FINE_SHFT                                                              0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BIT31_BMSK                                                    0x80000000
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BIT31_SHFT                                                          0x1f
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_EXT_BMSK                                                    0x40000000
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_EXT_SHFT                                                          0x1e
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_CAL_WAIT_BMSK                                                 0x30000000
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_CAL_WAIT_SHFT                                                       0x1c
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_ERROR_TOL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_ERROR_TOL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_CNT_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_CNT_SHFT                                                            0x18
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_DELTA_BMSK                                                      0xe00000
#define HWIO_GCC_GPLL0_TEST_CTL_LOOP_BW_DELTA_SHFT                                                          0x15
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL0_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL0_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL0_STATUS_DIV_FEEDBACK_CLK_BMSK                                                       0x8000
#define HWIO_GCC_GPLL0_STATUS_DIV_FEEDBACK_CLK_SHFT                                                          0xf
#define HWIO_GCC_GPLL0_STATUS_ICP_COARSE_BMSK                                                             0x6000
#define HWIO_GCC_GPLL0_STATUS_ICP_COARSE_SHFT                                                                0xd
#define HWIO_GCC_GPLL0_STATUS_ICP_FINE_BMSK                                                               0x1c00
#define HWIO_GCC_GPLL0_STATUS_ICP_FINE_SHFT                                                                  0xa
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CNT_NUM_BMSK                                                         0x3f8
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CNT_NUM_SHFT                                                           0x3
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CAL_ERROR_BMSK                                                         0x4
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CAL_ERROR_SHFT                                                         0x2
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CAL_DONE_BMSK                                                          0x2
#define HWIO_GCC_GPLL0_STATUS_LOOP_BW_CAL_DONE_SHFT                                                          0x1
#define HWIO_GCC_GPLL0_STATUS_CLOCK_DETECT_BMSK                                                              0x1
#define HWIO_GCC_GPLL0_STATUS_CLOCK_DETECT_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000040)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000040)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000044)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000044)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000048)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000048)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, HWIO_GCC_GPLL1_M_VAL_RMSK)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000004c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000004c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, HWIO_GCC_GPLL1_N_VAL_RMSK)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000050)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000050)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_BMSK                                                0xf0000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_SHFT                                                      0x1c
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_BMSK                                                  0x8000000
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_SHFT                                                       0x1b
#define HWIO_GCC_GPLL1_USER_CTL_FRAC_MODE_DITHER_BMSK                                                  0x4000000
#define HWIO_GCC_GPLL1_USER_CTL_FRAC_MODE_DITHER_SHFT                                                       0x1a
#define HWIO_GCC_GPLL1_USER_CTL_FRAC_MODE_CONTROL_BMSK                                                 0x2000000
#define HWIO_GCC_GPLL1_USER_CTL_FRAC_MODE_CONTROL_SHFT                                                      0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000054)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000054)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_BMSK                                         0xfc000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_SHFT                                               0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLL_STATUS_BIT15_DIS_BMSK                                            0x2000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PLL_STATUS_BIT15_DIS_SHFT                                                 0x19
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_BMSK                                            0x1000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_SHFT                                                 0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_MODE_BMSK                                                      0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOOP_BW_MODE_SHFT                                                         0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL1_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL1_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_MODE_BMSK                                                              0x8
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_MODE_SHFT                                                              0x3
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_FINE_BMSK                                                              0x7
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_FINE_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000058)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000058)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BIT31_BMSK                                                    0x80000000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BIT31_SHFT                                                          0x1f
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_EXT_BMSK                                                    0x40000000
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_EXT_SHFT                                                          0x1e
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_CAL_WAIT_BMSK                                                 0x30000000
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_CAL_WAIT_SHFT                                                       0x1c
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_ERROR_TOL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_ERROR_TOL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_CNT_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_CNT_SHFT                                                            0x18
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_DELTA_BMSK                                                      0xe00000
#define HWIO_GCC_GPLL1_TEST_CTL_LOOP_BW_DELTA_SHFT                                                          0x15
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000005c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000005c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL1_STATUS_DIV_FEEDBACK_CLK_BMSK                                                       0x8000
#define HWIO_GCC_GPLL1_STATUS_DIV_FEEDBACK_CLK_SHFT                                                          0xf
#define HWIO_GCC_GPLL1_STATUS_ICP_COARSE_BMSK                                                             0x6000
#define HWIO_GCC_GPLL1_STATUS_ICP_COARSE_SHFT                                                                0xd
#define HWIO_GCC_GPLL1_STATUS_ICP_FINE_BMSK                                                               0x1c00
#define HWIO_GCC_GPLL1_STATUS_ICP_FINE_SHFT                                                                  0xa
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CNT_NUM_BMSK                                                         0x3f8
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CNT_NUM_SHFT                                                           0x3
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CAL_ERROR_BMSK                                                         0x4
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CAL_ERROR_SHFT                                                         0x2
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CAL_DONE_BMSK                                                          0x2
#define HWIO_GCC_GPLL1_STATUS_LOOP_BW_CAL_DONE_SHFT                                                          0x1
#define HWIO_GCC_GPLL1_STATUS_CLOCK_DETECT_BMSK                                                              0x1
#define HWIO_GCC_GPLL1_STATUS_CLOCK_DETECT_SHFT                                                              0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, HWIO_GCC_GPLL2_M_VAL_RMSK)
#define HWIO_GCC_GPLL2_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_M_VAL_ADDR,m,v,HWIO_GCC_GPLL2_M_VAL_IN)
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, HWIO_GCC_GPLL2_N_VAL_RMSK)
#define HWIO_GCC_GPLL2_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_N_VAL_ADDR,m,v,HWIO_GCC_GPLL2_N_VAL_IN)
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                                0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                                      0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                                  0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                                       0x1b
#define HWIO_GCC_GPLL2_USER_CTL_FRAC_MODE_DITHER_BMSK                                                  0x4000000
#define HWIO_GCC_GPLL2_USER_CTL_FRAC_MODE_DITHER_SHFT                                                       0x1a
#define HWIO_GCC_GPLL2_USER_CTL_FRAC_MODE_CONTROL_BMSK                                                 0x2000000
#define HWIO_GCC_GPLL2_USER_CTL_FRAC_MODE_CONTROL_SHFT                                                      0x19
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_BMSK                                         0xfc000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_SHFT                                               0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_PLL_STATUS_BIT15_DIS_BMSK                                            0x2000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_PLL_STATUS_BIT15_DIS_SHFT                                                 0x19
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_BMSK                                            0x1000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_SHFT                                                 0x18
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_MODE_BMSK                                                      0x30000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOOP_BW_MODE_SHFT                                                         0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL2_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL2_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL2_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL2_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL2_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_MODE_BMSK                                                              0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_MODE_SHFT                                                              0x3
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_FINE_BMSK                                                              0x7
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_FINE_SHFT                                                              0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BIT31_BMSK                                                    0x80000000
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BIT31_SHFT                                                          0x1f
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_EXT_BMSK                                                    0x40000000
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_EXT_SHFT                                                          0x1e
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_CAL_WAIT_BMSK                                                 0x30000000
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_CAL_WAIT_SHFT                                                       0x1c
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_ERROR_TOL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_ERROR_TOL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_CNT_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_CNT_SHFT                                                            0x18
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_DELTA_BMSK                                                      0xe00000
#define HWIO_GCC_GPLL2_TEST_CTL_LOOP_BW_DELTA_SHFT                                                          0x15
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL2_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL2_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL2_STATUS_DIV_FEEDBACK_CLK_BMSK                                                       0x8000
#define HWIO_GCC_GPLL2_STATUS_DIV_FEEDBACK_CLK_SHFT                                                          0xf
#define HWIO_GCC_GPLL2_STATUS_ICP_COARSE_BMSK                                                             0x6000
#define HWIO_GCC_GPLL2_STATUS_ICP_COARSE_SHFT                                                                0xd
#define HWIO_GCC_GPLL2_STATUS_ICP_FINE_BMSK                                                               0x1c00
#define HWIO_GCC_GPLL2_STATUS_ICP_FINE_SHFT                                                                  0xa
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CNT_NUM_BMSK                                                         0x3f8
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CNT_NUM_SHFT                                                           0x3
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CAL_ERROR_BMSK                                                         0x4
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CAL_ERROR_SHFT                                                         0x2
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CAL_DONE_BMSK                                                          0x2
#define HWIO_GCC_GPLL2_STATUS_LOOP_BW_CAL_DONE_SHFT                                                          0x1
#define HWIO_GCC_GPLL2_STATUS_CLOCK_DETECT_BMSK                                                              0x1
#define HWIO_GCC_GPLL2_STATUS_CLOCK_DETECT_SHFT                                                              0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, HWIO_GCC_GPLL3_M_VAL_RMSK)
#define HWIO_GCC_GPLL3_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_M_VAL_ADDR,m,v,HWIO_GCC_GPLL3_M_VAL_IN)
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, HWIO_GCC_GPLL3_N_VAL_RMSK)
#define HWIO_GCC_GPLL3_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_N_VAL_ADDR,m,v,HWIO_GCC_GPLL3_N_VAL_IN)
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_BMSK                                                0xf0000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_SHFT                                                      0x1c
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_BMSK                                                  0x8000000
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_SHFT                                                       0x1b
#define HWIO_GCC_GPLL3_USER_CTL_FRAC_MODE_DITHER_BMSK                                                  0x4000000
#define HWIO_GCC_GPLL3_USER_CTL_FRAC_MODE_DITHER_SHFT                                                       0x1a
#define HWIO_GCC_GPLL3_USER_CTL_FRAC_MODE_CONTROL_BMSK                                                 0x2000000
#define HWIO_GCC_GPLL3_USER_CTL_FRAC_MODE_CONTROL_SHFT                                                      0x19
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_BMSK                                         0xfc000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_SHFT                                               0x1a
#define HWIO_GCC_GPLL3_CONFIG_CTL_PLL_STATUS_BIT15_DIS_BMSK                                            0x2000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_PLL_STATUS_BIT15_DIS_SHFT                                                 0x19
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_BMSK                                            0x1000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_SHFT                                                 0x18
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_MODE_BMSK                                                      0x30000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOOP_BW_MODE_SHFT                                                         0x10
#define HWIO_GCC_GPLL3_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL3_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL3_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL3_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL3_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL3_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL3_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_MODE_BMSK                                                              0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_MODE_SHFT                                                              0x3
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_FINE_BMSK                                                              0x7
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_FINE_SHFT                                                              0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BIT31_BMSK                                                    0x80000000
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BIT31_SHFT                                                          0x1f
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_EXT_BMSK                                                    0x40000000
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_EXT_SHFT                                                          0x1e
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_CAL_WAIT_BMSK                                                 0x30000000
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_CAL_WAIT_SHFT                                                       0x1c
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_ERROR_TOL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_ERROR_TOL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_CNT_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_CNT_SHFT                                                            0x18
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_DELTA_BMSK                                                      0xe00000
#define HWIO_GCC_GPLL3_TEST_CTL_LOOP_BW_DELTA_SHFT                                                          0x15
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL3_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL3_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL3_STATUS_DIV_FEEDBACK_CLK_BMSK                                                       0x8000
#define HWIO_GCC_GPLL3_STATUS_DIV_FEEDBACK_CLK_SHFT                                                          0xf
#define HWIO_GCC_GPLL3_STATUS_ICP_COARSE_BMSK                                                             0x6000
#define HWIO_GCC_GPLL3_STATUS_ICP_COARSE_SHFT                                                                0xd
#define HWIO_GCC_GPLL3_STATUS_ICP_FINE_BMSK                                                               0x1c00
#define HWIO_GCC_GPLL3_STATUS_ICP_FINE_SHFT                                                                  0xa
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CNT_NUM_BMSK                                                         0x3f8
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CNT_NUM_SHFT                                                           0x3
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CAL_ERROR_BMSK                                                         0x4
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CAL_ERROR_SHFT                                                         0x2
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CAL_DONE_BMSK                                                          0x2
#define HWIO_GCC_GPLL3_STATUS_LOOP_BW_CAL_DONE_SHFT                                                          0x1
#define HWIO_GCC_GPLL3_STATUS_CLOCK_DETECT_BMSK                                                              0x1
#define HWIO_GCC_GPLL3_STATUS_CLOCK_DETECT_SHFT                                                              0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000134)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000134)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                             0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                      0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                         0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000108)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000108)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000001a4)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000001a4)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_PERIPH_NOC_USB_HSIC_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000110)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000110)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000138)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000138)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_USB3_SEC_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000013c)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000013c)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SYS_NOC_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CONFIG_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_CONFIG_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, HWIO_GCC_CONFIG_NOC_BCR_RMSK)
#define HWIO_GCC_CONFIG_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_BCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_BCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_BCR_IN)
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000158)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000158)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR, HWIO_GCC_LPSS_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPSS_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_LPSS_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_LPSS_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0


#define HWIO_GCC_PERIPH_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PERIPH_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, HWIO_GCC_PERIPH_NOC_BCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_BCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_BCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_BCR_IN)
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AT_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_IMEM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000200)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000200)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                                   0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MMSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000240)
#define HWIO_GCC_MMSS_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000240)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000244)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000244)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_RMSK                                                          0xf0008000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf

#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000248)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000248)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_MMSS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_AT_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000254)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000254)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CBCR_ADDR, HWIO_GCC_MMSS_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_MMSS_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000258)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000258)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ADDR, HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_RMSK)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ADDR,m,v,HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_IN)
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_BIMC_GFX_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000025c)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000025c)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_ADDR, HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_RMSK)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_ADDR,m,v,HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_IN)
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_MMSS_BIMC_GFX_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000026c)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000026c)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MMSS_VPU_MAPLE_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_MMSS_NOC_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000270)
#define HWIO_GCC_MMSS_NOC_GDSCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000270)
#define HWIO_GCC_MMSS_NOC_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_MMSS_NOC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_GDSCR_ADDR, HWIO_GCC_MMSS_NOC_GDSCR_RMSK)
#define HWIO_GCC_MMSS_NOC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_GDSCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_GDSCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_GDSCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_GDSCR_IN)
#define HWIO_GCC_MMSS_NOC_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_MMSS_NOC_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_MMSS_NOC_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_MMSS_NOC_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_MMSS_NOC_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_MMSS_NOC_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_MMSS_NOC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_MMSS_NOC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_MMSS_NOC_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_MMSS_NOC_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_MMSS_NOC_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_MMSS_NOC_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_MMSS_NOC_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_MMSS_NOC_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_MMSS_NOC_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_MMSS_NOC_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_MMSS_NOC_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_MMSS_NOC_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_MMSS_NOC_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_MMSS_NOC_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_MMSS_NOC_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_MMSS_NOC_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_MMSS_NOC_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_MMSS_NOC_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_MMSS_NOC_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_MMSS_NOC_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_MMSS_NOC_GDSCR_SW_COLLAPSE_SHFT                                                             0x0

#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QDSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000300)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000300)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                                    0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                                   0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB_30_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c0)
#define HWIO_GCC_USB_30_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c0)
#define HWIO_GCC_USB_30_BCR_RMSK                                                                             0x1
#define HWIO_GCC_USB_30_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, HWIO_GCC_USB_30_BCR_RMSK)
#define HWIO_GCC_USB_30_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, m)
#define HWIO_GCC_USB_30_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_BCR_ADDR,v)
#define HWIO_GCC_USB_30_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_BCR_ADDR,m,v,HWIO_GCC_USB_30_BCR_IN)
#define HWIO_GCC_USB_30_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_USB_30_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_USB_30_MISC_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c4)
#define HWIO_GCC_USB_30_MISC_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c4)
#define HWIO_GCC_USB_30_MISC_RMSK                                                                            0x1
#define HWIO_GCC_USB_30_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, HWIO_GCC_USB_30_MISC_RMSK)
#define HWIO_GCC_USB_30_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, m)
#define HWIO_GCC_USB_30_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_MISC_ADDR,v)
#define HWIO_GCC_USB_30_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_MISC_ADDR,m,v,HWIO_GCC_USB_30_MISC_IN)
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_BMSK                                                               0x1
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_SHFT                                                               0x0

#define HWIO_GCC_USB30_MASTER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c8)
#define HWIO_GCC_USB30_MASTER_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c8)
#define HWIO_GCC_USB30_MASTER_CBCR_RMSK                                                               0xf000fff1
#define HWIO_GCC_USB30_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, HWIO_GCC_USB30_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_USB30_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000003cc)
#define HWIO_GCC_USB30_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003cc)
#define HWIO_GCC_USB30_SLEEP_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_USB30_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d0)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d0)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK                                                            0x80030001
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                       0x30000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                          0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d4)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d4)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d8)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d8)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_USB30_MASTER_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003dc)
#define HWIO_GCC_USB30_MASTER_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003dc)
#define HWIO_GCC_USB30_MASTER_M_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, HWIO_GCC_USB30_MASTER_M_RMSK)
#define HWIO_GCC_USB30_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_MASTER_M_IN)
#define HWIO_GCC_USB30_MASTER_M_M_BMSK                                                                      0xff
#define HWIO_GCC_USB30_MASTER_M_M_SHFT                                                                       0x0

#define HWIO_GCC_USB30_MASTER_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e0)
#define HWIO_GCC_USB30_MASTER_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e0)
#define HWIO_GCC_USB30_MASTER_N_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, HWIO_GCC_USB30_MASTER_N_RMSK)
#define HWIO_GCC_USB30_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_MASTER_N_IN)
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_USB30_MASTER_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e4)
#define HWIO_GCC_USB30_MASTER_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e4)
#define HWIO_GCC_USB30_MASTER_D_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, HWIO_GCC_USB30_MASTER_D_RMSK)
#define HWIO_GCC_USB30_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_MASTER_D_IN)
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000046c)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000046c)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_USB_HSIC_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000470)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000470)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_USB_HSIC_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_USB_HSIC_AHB_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000474)
#define HWIO_GCC_USB_HSIC_AHB_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000474)
#define HWIO_GCC_USB_HSIC_AHB_M_RMSK                                                                        0xff
#define HWIO_GCC_USB_HSIC_AHB_M_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_M_ADDR, HWIO_GCC_USB_HSIC_AHB_M_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_M_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_M_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_M_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_M_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_M_IN)
#define HWIO_GCC_USB_HSIC_AHB_M_M_BMSK                                                                      0xff
#define HWIO_GCC_USB_HSIC_AHB_M_M_SHFT                                                                       0x0

#define HWIO_GCC_USB_HSIC_AHB_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000478)
#define HWIO_GCC_USB_HSIC_AHB_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000478)
#define HWIO_GCC_USB_HSIC_AHB_N_RMSK                                                                        0xff
#define HWIO_GCC_USB_HSIC_AHB_N_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_N_ADDR, HWIO_GCC_USB_HSIC_AHB_N_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_N_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_N_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_N_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_N_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_N_IN)
#define HWIO_GCC_USB_HSIC_AHB_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_USB_HSIC_AHB_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_USB_HSIC_AHB_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000047c)
#define HWIO_GCC_USB_HSIC_AHB_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000047c)
#define HWIO_GCC_USB_HSIC_AHB_D_RMSK                                                                        0xff
#define HWIO_GCC_USB_HSIC_AHB_D_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_D_ADDR, HWIO_GCC_USB_HSIC_AHB_D_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_D_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_D_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_D_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_D_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_D_IN)
#define HWIO_GCC_USB_HSIC_AHB_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_USB_HSIC_AHB_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e8)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e8)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000003ec)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003ec)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_USB3_PHY_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000003fc)
#define HWIO_GCC_USB3_PHY_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003fc)
#define HWIO_GCC_USB3_PHY_BCR_RMSK                                                                           0x1
#define HWIO_GCC_USB3_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, HWIO_GCC_USB3_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_PHY_BCR_IN)
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                              0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1

#define HWIO_GCC_USB_HS_HSIC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000400)
#define HWIO_GCC_USB_HS_HSIC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000400)
#define HWIO_GCC_USB_HS_HSIC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_USB_HS_HSIC_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_BCR_ADDR, HWIO_GCC_USB_HS_HSIC_BCR_RMSK)
#define HWIO_GCC_USB_HS_HSIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_HSIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_HSIC_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_HSIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_HSIC_BCR_ADDR,m,v,HWIO_GCC_USB_HS_HSIC_BCR_IN)
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000404)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000404)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RMSK                                                               0xf8ffffff
#define HWIO_GCC_USB_HS_HSIC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR, HWIO_GCC_USB_HS_HSIC_GDSCR_RMSK)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR, m)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR,v)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR,m,v,HWIO_GCC_USB_HS_HSIC_GDSCR_IN)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PWR_ON_BMSK                                                        0x80000000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PWR_ON_SHFT                                                              0x1f
#define HWIO_GCC_USB_HS_HSIC_GDSCR_GDSC_STATE_BMSK                                                    0x78000000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_GDSC_STATE_SHFT                                                          0x1b
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_WAIT_BMSK                                                    0xf00000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_WAIT_SHFT                                                        0x14
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_WAIT_BMSK                                                      0xf0000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_WAIT_SHFT                                                         0x10
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DIS_WAIT_BMSK                                                      0xf000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DIS_WAIT_SHFT                                                         0xc
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                   0x800
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                     0xb
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_BMSK                                                            0x400
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_SHFT                                                              0xa
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_BMSK                                                               0x200
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_SHFT                                                                 0x9
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_BMSK                                                             0x100
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_SHFT                                                               0x8
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_BMSK                                                             0x80
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_SHFT                                                              0x7
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_BMSK                                                              0x40
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_SHFT                                                               0x6
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_BMSK                                                            0x20
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_SHFT                                                             0x5
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_BMSK                                                         0x10
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_SHFT                                                          0x4
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_BMSK                                                              0x8
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_SHFT                                                              0x3
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_BMSK                                                          0x4
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_SHFT                                                          0x2
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_BMSK                                                           0x2
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_SHFT                                                           0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_SHFT                                                          0x0

#define HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000408)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000408)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_RMSK                                                               0xf000fff1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR, HWIO_GCC_USB_HSIC_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_CBCR_IN)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000041c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000041c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000420)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000420)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000040c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000040c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000440)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000440)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_USB_HSIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB_HSIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_USB_HSIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000444)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000444)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_USB_HSIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_USB_HSIC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000410)
#define HWIO_GCC_USB_HSIC_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000410)
#define HWIO_GCC_USB_HSIC_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_USB_HSIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CBCR_ADDR, HWIO_GCC_USB_HSIC_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_CBCR_IN)
#define HWIO_GCC_USB_HSIC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_USB_HSIC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000458)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000458)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000045c)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000045c)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_RMSK                                                              0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000414)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000414)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CBCR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000418)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000418)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000424)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000424)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB_HSIC_XCVR_FS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000428)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000428)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB_HSIC_XCVR_FS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000042c)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000042c)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_ADDR, HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_IN)
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB_HSIC_XCVR_FS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB_HS_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                             0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_USB_HS_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_RMSK                                                                 0xf000fff1
#define HWIO_GCC_USB_HS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                        0x70000000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                              0x1c
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                          0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB2B_PHY_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000004b0)
#define HWIO_GCC_USB2B_PHY_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004b0)
#define HWIO_GCC_USB2B_PHY_BCR_RMSK                                                                          0x1
#define HWIO_GCC_USB2B_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2B_PHY_BCR_ADDR, HWIO_GCC_USB2B_PHY_BCR_RMSK)
#define HWIO_GCC_USB2B_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2B_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2B_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2B_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2B_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2B_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2B_PHY_BCR_IN)
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004b4)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004b4)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2B_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2B_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                                   0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x000004e4)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004e4)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_ADDR, HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_RMSK)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_IN)
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SDCC1_CDCCAL_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004e8)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004e8)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_ADDR, HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_RMSK)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_IN)
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC1_CDCCAL_FF_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SDCC1_MISC_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000004ec)
#define HWIO_GCC_SDCC1_MISC_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004ec)
#define HWIO_GCC_SDCC1_MISC_RMSK                                                                             0x1
#define HWIO_GCC_SDCC1_MISC_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, HWIO_GCC_SDCC1_MISC_RMSK)
#define HWIO_GCC_SDCC1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, m)
#define HWIO_GCC_SDCC1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_MISC_ADDR,v)
#define HWIO_GCC_SDCC1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_MISC_ADDR,m,v,HWIO_GCC_SDCC1_MISC_IN)
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_BMSK                                                                    0x1
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_SHFT                                                                    0x0

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                                   0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SDCC3_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000540)
#define HWIO_GCC_SDCC3_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000540)
#define HWIO_GCC_SDCC3_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, HWIO_GCC_SDCC3_BCR_RMSK)
#define HWIO_GCC_SDCC3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, m)
#define HWIO_GCC_SDCC3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_BCR_ADDR,v)
#define HWIO_GCC_SDCC3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_BCR_ADDR,m,v,HWIO_GCC_SDCC3_BCR_IN)
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000550)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000550)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000554)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000554)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC3_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000558)
#define HWIO_GCC_SDCC3_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000558)
#define HWIO_GCC_SDCC3_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, HWIO_GCC_SDCC3_APPS_M_RMSK)
#define HWIO_GCC_SDCC3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_M_ADDR,m,v,HWIO_GCC_SDCC3_APPS_M_IN)
#define HWIO_GCC_SDCC3_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC3_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC3_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000055c)
#define HWIO_GCC_SDCC3_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000055c)
#define HWIO_GCC_SDCC3_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, HWIO_GCC_SDCC3_APPS_N_RMSK)
#define HWIO_GCC_SDCC3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_N_ADDR,m,v,HWIO_GCC_SDCC3_APPS_N_IN)
#define HWIO_GCC_SDCC3_APPS_N_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_GCC_SDCC3_APPS_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_SDCC3_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000560)
#define HWIO_GCC_SDCC3_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000560)
#define HWIO_GCC_SDCC3_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, HWIO_GCC_SDCC3_APPS_D_RMSK)
#define HWIO_GCC_SDCC3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_D_ADDR,m,v,HWIO_GCC_SDCC3_APPS_D_IN)
#define HWIO_GCC_SDCC3_APPS_D_NOT_2D_BMSK                                                                   0xff
#define HWIO_GCC_SDCC3_APPS_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_SDCC3_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000544)
#define HWIO_GCC_SDCC3_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000544)
#define HWIO_GCC_SDCC3_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, HWIO_GCC_SDCC3_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CBCR_IN)
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC3_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000548)
#define HWIO_GCC_SDCC3_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000548)
#define HWIO_GCC_SDCC3_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, HWIO_GCC_SDCC3_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_AHB_CBCR_IN)
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000054c)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000054c)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SDCC4_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000580)
#define HWIO_GCC_SDCC4_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000580)
#define HWIO_GCC_SDCC4_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC4_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_BCR_ADDR, HWIO_GCC_SDCC4_BCR_RMSK)
#define HWIO_GCC_SDCC4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_BCR_ADDR, m)
#define HWIO_GCC_SDCC4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_BCR_ADDR,v)
#define HWIO_GCC_SDCC4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_BCR_ADDR,m,v,HWIO_GCC_SDCC4_BCR_IN)
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000590)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000590)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000594)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000594)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SDCC4_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000598)
#define HWIO_GCC_SDCC4_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000598)
#define HWIO_GCC_SDCC4_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_M_ADDR, HWIO_GCC_SDCC4_APPS_M_RMSK)
#define HWIO_GCC_SDCC4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_M_ADDR,m,v,HWIO_GCC_SDCC4_APPS_M_IN)
#define HWIO_GCC_SDCC4_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC4_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC4_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000059c)
#define HWIO_GCC_SDCC4_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000059c)
#define HWIO_GCC_SDCC4_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_N_ADDR, HWIO_GCC_SDCC4_APPS_N_RMSK)
#define HWIO_GCC_SDCC4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_N_ADDR,m,v,HWIO_GCC_SDCC4_APPS_N_IN)
#define HWIO_GCC_SDCC4_APPS_N_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_GCC_SDCC4_APPS_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_SDCC4_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000005a0)
#define HWIO_GCC_SDCC4_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005a0)
#define HWIO_GCC_SDCC4_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_D_ADDR, HWIO_GCC_SDCC4_APPS_D_RMSK)
#define HWIO_GCC_SDCC4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_D_ADDR,m,v,HWIO_GCC_SDCC4_APPS_D_IN)
#define HWIO_GCC_SDCC4_APPS_D_NOT_2D_BMSK                                                                   0xff
#define HWIO_GCC_SDCC4_APPS_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_SDCC4_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000584)
#define HWIO_GCC_SDCC4_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000584)
#define HWIO_GCC_SDCC4_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, HWIO_GCC_SDCC4_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CBCR_IN)
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SDCC4_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000588)
#define HWIO_GCC_SDCC4_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000588)
#define HWIO_GCC_SDCC4_AHB_CBCR_RMSK                                                                  0xf000fff1
#define HWIO_GCC_SDCC4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, HWIO_GCC_SDCC4_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_AHB_CBCR_IN)
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000058c)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000058c)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                                0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                                  0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                                   0x4

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000660)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000660)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000664)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000664)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006e0)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006e0)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006e4)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006e4)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000760)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000760)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000764)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000764)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007e0)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007e0)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007e4)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007e4)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000860)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000860)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000864)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000864)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008e0)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008e0)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008e4)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008e4)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000009a0)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009a0)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000009a4)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009a4)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a20)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a20)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a24)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a24)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000aa0)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000aa0)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000aa4)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000aa4)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b20)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b20)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b24)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b24)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ba0)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ba0)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ba4)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ba4)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c20)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c20)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c24)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c24)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, HWIO_GCC_BLSP1_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, HWIO_GCC_BLSP1_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, HWIO_GCC_BLSP1_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, HWIO_GCC_BLSP1_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, HWIO_GCC_BLSP1_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, HWIO_GCC_BLSP1_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, HWIO_GCC_BLSP1_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, HWIO_GCC_BLSP1_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP1_QUP5_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, HWIO_GCC_BLSP1_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_BCR_IN)
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART5_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, HWIO_GCC_BLSP1_UART5_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_BCR_IN)
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART5_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, HWIO_GCC_BLSP1_UART5_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART5_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, HWIO_GCC_BLSP1_UART5_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART5_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, HWIO_GCC_BLSP1_UART5_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP1_QUP6_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, HWIO_GCC_BLSP1_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_BCR_IN)
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART6_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, HWIO_GCC_BLSP1_UART6_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_BCR_IN)
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_UART6_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, HWIO_GCC_BLSP1_UART6_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART6_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, HWIO_GCC_BLSP1_UART6_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART6_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, HWIO_GCC_BLSP1_UART6_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                                0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_BLSP2_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000940)
#define HWIO_GCC_BLSP2_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000940)
#define HWIO_GCC_BLSP2_BCR_RMSK                                                                              0x1
#define HWIO_GCC_BLSP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, HWIO_GCC_BLSP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_BCR_IN)
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_BLSP2_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000944)
#define HWIO_GCC_BLSP2_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000944)
#define HWIO_GCC_BLSP2_AHB_CBCR_RMSK                                                                  0xf000fff0
#define HWIO_GCC_BLSP2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, HWIO_GCC_BLSP2_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_AHB_CBCR_IN)
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_SHFT                                                                   0x4

#define HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000948)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000948)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK                                                                0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f

#define HWIO_GCC_BLSP2_QUP1_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000980)
#define HWIO_GCC_BLSP2_QUP1_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000980)
#define HWIO_GCC_BLSP2_QUP1_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, HWIO_GCC_BLSP2_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_BCR_IN)
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000984)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000984)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000988)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000988)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000098c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000098c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000990)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000990)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000994)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000994)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000998)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000998)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000099c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000099c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c0)
#define HWIO_GCC_BLSP2_UART1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c0)
#define HWIO_GCC_BLSP2_UART1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, HWIO_GCC_BLSP2_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_BCR_IN)
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c4)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c4)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c8)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c8)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000009cc)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009cc)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d0)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d0)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d4)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d4)
#define HWIO_GCC_BLSP2_UART1_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, HWIO_GCC_BLSP2_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d8)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d8)
#define HWIO_GCC_BLSP2_UART1_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, HWIO_GCC_BLSP2_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009dc)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009dc)
#define HWIO_GCC_BLSP2_UART1_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, HWIO_GCC_BLSP2_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP2_QUP2_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a00)
#define HWIO_GCC_BLSP2_QUP2_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a00)
#define HWIO_GCC_BLSP2_QUP2_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, HWIO_GCC_BLSP2_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_BCR_IN)
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a04)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a04)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a08)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a08)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a0c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a0c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a10)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a10)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a14)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a14)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a18)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a18)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a1c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a1c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a40)
#define HWIO_GCC_BLSP2_UART2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a40)
#define HWIO_GCC_BLSP2_UART2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, HWIO_GCC_BLSP2_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_BCR_IN)
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a44)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a44)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a48)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a48)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a4c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a4c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a50)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a50)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a54)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a54)
#define HWIO_GCC_BLSP2_UART2_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, HWIO_GCC_BLSP2_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a58)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a58)
#define HWIO_GCC_BLSP2_UART2_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, HWIO_GCC_BLSP2_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a5c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a5c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, HWIO_GCC_BLSP2_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP2_QUP3_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a80)
#define HWIO_GCC_BLSP2_QUP3_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a80)
#define HWIO_GCC_BLSP2_QUP3_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, HWIO_GCC_BLSP2_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_BCR_IN)
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a84)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a84)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a88)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a88)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a8c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a8c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a90)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a90)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a94)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a94)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a98)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a98)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a9c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a9c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac0)
#define HWIO_GCC_BLSP2_UART3_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac0)
#define HWIO_GCC_BLSP2_UART3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_BCR_ADDR, HWIO_GCC_BLSP2_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_BCR_IN)
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac4)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac4)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac8)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac8)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000acc)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000acc)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad0)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad0)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad4)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad4)
#define HWIO_GCC_BLSP2_UART3_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR, HWIO_GCC_BLSP2_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad8)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad8)
#define HWIO_GCC_BLSP2_UART3_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR, HWIO_GCC_BLSP2_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000adc)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000adc)
#define HWIO_GCC_BLSP2_UART3_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR, HWIO_GCC_BLSP2_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP2_QUP4_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b00)
#define HWIO_GCC_BLSP2_QUP4_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b00)
#define HWIO_GCC_BLSP2_QUP4_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, HWIO_GCC_BLSP2_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_BCR_IN)
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b04)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b04)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b08)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b08)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b0c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b0c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b10)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b10)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b14)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b14)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b18)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b18)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b1c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b1c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART4_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b40)
#define HWIO_GCC_BLSP2_UART4_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b40)
#define HWIO_GCC_BLSP2_UART4_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_BCR_ADDR, HWIO_GCC_BLSP2_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_BCR_IN)
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b44)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b44)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b48)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b48)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b4c)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b4c)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b50)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b50)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART4_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b54)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b54)
#define HWIO_GCC_BLSP2_UART4_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR, HWIO_GCC_BLSP2_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART4_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b58)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b58)
#define HWIO_GCC_BLSP2_UART4_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR, HWIO_GCC_BLSP2_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART4_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b5c)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b5c)
#define HWIO_GCC_BLSP2_UART4_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR, HWIO_GCC_BLSP2_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP2_QUP5_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b80)
#define HWIO_GCC_BLSP2_QUP5_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b80)
#define HWIO_GCC_BLSP2_QUP5_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_BCR_ADDR, HWIO_GCC_BLSP2_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_BCR_IN)
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b84)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b84)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b88)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b88)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b8c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b8c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b90)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b90)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b94)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b94)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b98)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b98)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b9c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b9c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART5_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc0)
#define HWIO_GCC_BLSP2_UART5_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc0)
#define HWIO_GCC_BLSP2_UART5_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_BCR_ADDR, HWIO_GCC_BLSP2_UART5_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_BCR_IN)
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc4)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc4)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc8)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc8)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART5_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bcc)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bcc)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd0)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd0)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART5_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd4)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd4)
#define HWIO_GCC_BLSP2_UART5_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR, HWIO_GCC_BLSP2_UART5_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART5_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd8)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd8)
#define HWIO_GCC_BLSP2_UART5_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR, HWIO_GCC_BLSP2_UART5_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART5_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bdc)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bdc)
#define HWIO_GCC_BLSP2_UART5_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR, HWIO_GCC_BLSP2_UART5_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_BLSP2_QUP6_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c00)
#define HWIO_GCC_BLSP2_QUP6_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c00)
#define HWIO_GCC_BLSP2_QUP6_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_BCR_ADDR, HWIO_GCC_BLSP2_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_BCR_IN)
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c04)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c04)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c08)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c08)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c0c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c0c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c10)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c10)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c14)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c14)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c18)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c18)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c1c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c1c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART6_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c40)
#define HWIO_GCC_BLSP2_UART6_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c40)
#define HWIO_GCC_BLSP2_UART6_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_BCR_ADDR, HWIO_GCC_BLSP2_UART6_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_BCR_IN)
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c44)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c44)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c48)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c48)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART6_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c4c)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c4c)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c50)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c50)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BLSP2_UART6_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c54)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c54)
#define HWIO_GCC_BLSP2_UART6_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR, HWIO_GCC_BLSP2_UART6_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART6_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c58)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c58)
#define HWIO_GCC_BLSP2_UART6_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR, HWIO_GCC_BLSP2_UART6_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_N_NOT_N_MINUS_M_BMSK                                                    0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_UART6_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c5c)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c5c)
#define HWIO_GCC_BLSP2_UART6_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR, HWIO_GCC_BLSP2_UART6_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_D_NOT_2D_BMSK                                                           0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PDM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                    0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                    0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                                  0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                       0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                                   0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                        0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_GCC_PRNG_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                               0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_BAM_DMA_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d40)
#define HWIO_GCC_BAM_DMA_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d40)
#define HWIO_GCC_BAM_DMA_BCR_RMSK                                                                            0x1
#define HWIO_GCC_BAM_DMA_BCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_BCR_ADDR, HWIO_GCC_BAM_DMA_BCR_RMSK)
#define HWIO_GCC_BAM_DMA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_BCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BAM_DMA_BCR_ADDR,v)
#define HWIO_GCC_BAM_DMA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BAM_DMA_BCR_ADDR,m,v,HWIO_GCC_BAM_DMA_BCR_IN)
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d44)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d44)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_RMSK                                                                0xf000fff0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR, HWIO_GCC_BAM_DMA_AHB_CBCR_RMSK)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR,m,v,HWIO_GCC_BAM_DMA_AHB_CBCR_IN)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_SHFT                                                                 0x4

#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d48)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d48)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_RMSK                                                  0x80000000
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                0x1f

#define HWIO_GCC_TSIF_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d80)
#define HWIO_GCC_TSIF_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d80)
#define HWIO_GCC_TSIF_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TSIF_BCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_BCR_ADDR, HWIO_GCC_TSIF_BCR_RMSK)
#define HWIO_GCC_TSIF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_BCR_ADDR, m)
#define HWIO_GCC_TSIF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_BCR_ADDR,v)
#define HWIO_GCC_TSIF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_BCR_ADDR,m,v,HWIO_GCC_TSIF_BCR_IN)
#define HWIO_GCC_TSIF_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TSIF_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_TSIF_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d84)
#define HWIO_GCC_TSIF_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d84)
#define HWIO_GCC_TSIF_AHB_CBCR_RMSK                                                                   0xf000fff1
#define HWIO_GCC_TSIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, HWIO_GCC_TSIF_AHB_CBCR_RMSK)
#define HWIO_GCC_TSIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_AHB_CBCR_ADDR,m,v,HWIO_GCC_TSIF_AHB_CBCR_IN)
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_TSIF_REF_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d88)
#define HWIO_GCC_TSIF_REF_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d88)
#define HWIO_GCC_TSIF_REF_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_TSIF_REF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, HWIO_GCC_TSIF_REF_CBCR_RMSK)
#define HWIO_GCC_TSIF_REF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CBCR_ADDR,m,v,HWIO_GCC_TSIF_REF_CBCR_IN)
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d8c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d8c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d90)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d90)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_RMSK                                                               0x800000f3
#define HWIO_GCC_TSIF_REF_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR, HWIO_GCC_TSIF_REF_CMD_RCGR_RMSK)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR,m,v,HWIO_GCC_TSIF_REF_CMD_RCGR_IN)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_D_BMSK                                                             0x80
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_D_SHFT                                                              0x7
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_M_BMSK                                                             0x40
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_M_SHFT                                                              0x6
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_N_BMSK                                                             0x20
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_N_SHFT                                                              0x5
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d94)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d94)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_RMSK                                                                   0x371f
#define HWIO_GCC_TSIF_REF_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR, HWIO_GCC_TSIF_REF_CFG_RCGR_RMSK)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR,m,v,HWIO_GCC_TSIF_REF_CFG_RCGR_IN)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_BMSK                                                              0x3000
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_SHFT                                                                 0xc
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_TSIF_REF_M_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d98)
#define HWIO_GCC_TSIF_REF_M_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d98)
#define HWIO_GCC_TSIF_REF_M_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_M_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_M_ADDR, HWIO_GCC_TSIF_REF_M_RMSK)
#define HWIO_GCC_TSIF_REF_M_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_M_ADDR, m)
#define HWIO_GCC_TSIF_REF_M_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_M_ADDR,v)
#define HWIO_GCC_TSIF_REF_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_M_ADDR,m,v,HWIO_GCC_TSIF_REF_M_IN)
#define HWIO_GCC_TSIF_REF_M_M_BMSK                                                                          0xff
#define HWIO_GCC_TSIF_REF_M_M_SHFT                                                                           0x0

#define HWIO_GCC_TSIF_REF_N_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d9c)
#define HWIO_GCC_TSIF_REF_N_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d9c)
#define HWIO_GCC_TSIF_REF_N_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_N_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_N_ADDR, HWIO_GCC_TSIF_REF_N_RMSK)
#define HWIO_GCC_TSIF_REF_N_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_N_ADDR, m)
#define HWIO_GCC_TSIF_REF_N_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_N_ADDR,v)
#define HWIO_GCC_TSIF_REF_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_N_ADDR,m,v,HWIO_GCC_TSIF_REF_N_IN)
#define HWIO_GCC_TSIF_REF_N_NOT_N_MINUS_M_BMSK                                                              0xff
#define HWIO_GCC_TSIF_REF_N_NOT_N_MINUS_M_SHFT                                                               0x0

#define HWIO_GCC_TSIF_REF_D_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000da0)
#define HWIO_GCC_TSIF_REF_D_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000da0)
#define HWIO_GCC_TSIF_REF_D_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_D_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_D_ADDR, HWIO_GCC_TSIF_REF_D_RMSK)
#define HWIO_GCC_TSIF_REF_D_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_D_ADDR, m)
#define HWIO_GCC_TSIF_REF_D_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_D_ADDR,v)
#define HWIO_GCC_TSIF_REF_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_D_ADDR,m,v,HWIO_GCC_TSIF_REF_D_IN)
#define HWIO_GCC_TSIF_REF_D_NOT_2D_BMSK                                                                     0xff
#define HWIO_GCC_TSIF_REF_D_NOT_2D_SHFT                                                                      0x0

#define HWIO_GCC_TSIF_0_RESET_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000da4)
#define HWIO_GCC_TSIF_0_RESET_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000da4)
#define HWIO_GCC_TSIF_0_RESET_RMSK                                                                           0x1
#define HWIO_GCC_TSIF_0_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, HWIO_GCC_TSIF_0_RESET_RMSK)
#define HWIO_GCC_TSIF_0_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, m)
#define HWIO_GCC_TSIF_0_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_0_RESET_ADDR,v)
#define HWIO_GCC_TSIF_0_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_0_RESET_ADDR,m,v,HWIO_GCC_TSIF_0_RESET_IN)
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_TSIF_1_RESET_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000da8)
#define HWIO_GCC_TSIF_1_RESET_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000da8)
#define HWIO_GCC_TSIF_1_RESET_RMSK                                                                           0x1
#define HWIO_GCC_TSIF_1_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, HWIO_GCC_TSIF_1_RESET_RMSK)
#define HWIO_GCC_TSIF_1_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, m)
#define HWIO_GCC_TSIF_1_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_1_RESET_ADDR,v)
#define HWIO_GCC_TSIF_1_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_1_RESET_ADDR,m,v,HWIO_GCC_TSIF_1_RESET_IN)
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_TCSR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                               0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                                0x4

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                                0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                                 0x4

#define HWIO_GCC_TLMM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                       0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                     0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_MPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_RMSK                                                                               0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                             0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                                 0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                                 0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                                0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                                0x0

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                                0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                                 0x4

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                                  0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_RPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f24)
#define HWIO_GCC_RPM_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f24)
#define HWIO_GCC_RPM_MISC_RMSK                                                                              0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                       0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                        0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                        0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                        0x0

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_ACC_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f94)
#define HWIO_GCC_ACC_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f94)
#define HWIO_GCC_ACC_MISC_RMSK                                                                               0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                           0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK                                                              0xf0008000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SPDM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CE1_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001040)
#define HWIO_GCC_CE1_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001040)
#define HWIO_GCC_CE1_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, HWIO_GCC_CE1_BCR_RMSK)
#define HWIO_GCC_CE1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, m)
#define HWIO_GCC_CE1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_BCR_ADDR,v)
#define HWIO_GCC_CE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_BCR_ADDR,m,v,HWIO_GCC_CE1_BCR_IN)
#define HWIO_GCC_CE1_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE1_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_CE1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, HWIO_GCC_CE1_CMD_RCGR_RMSK)
#define HWIO_GCC_CE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE1_CMD_RCGR_IN)
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_CE1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, HWIO_GCC_CE1_CFG_RCGR_RMSK)
#define HWIO_GCC_CE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE1_CFG_RCGR_IN)
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001044)
#define HWIO_GCC_CE1_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001044)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                         0x4

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_CE2_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001080)
#define HWIO_GCC_CE2_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001080)
#define HWIO_GCC_CE2_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_BCR_ADDR, HWIO_GCC_CE2_BCR_RMSK)
#define HWIO_GCC_CE2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_BCR_ADDR, m)
#define HWIO_GCC_CE2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_BCR_ADDR,v)
#define HWIO_GCC_CE2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_BCR_ADDR,m,v,HWIO_GCC_CE2_BCR_IN)
#define HWIO_GCC_CE2_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE2_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_CE2_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001090)
#define HWIO_GCC_CE2_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001090)
#define HWIO_GCC_CE2_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CMD_RCGR_ADDR, HWIO_GCC_CE2_CMD_RCGR_RMSK)
#define HWIO_GCC_CE2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE2_CMD_RCGR_IN)
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_CE2_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001094)
#define HWIO_GCC_CE2_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001094)
#define HWIO_GCC_CE2_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CFG_RCGR_ADDR, HWIO_GCC_CE2_CFG_RCGR_RMSK)
#define HWIO_GCC_CE2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE2_CFG_RCGR_IN)
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_CE2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001084)
#define HWIO_GCC_CE2_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001084)
#define HWIO_GCC_CE2_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CBCR_ADDR, HWIO_GCC_CE2_CBCR_RMSK)
#define HWIO_GCC_CE2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CBCR_ADDR, m)
#define HWIO_GCC_CE2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CBCR_ADDR,v)
#define HWIO_GCC_CE2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CBCR_ADDR,m,v,HWIO_GCC_CE2_CBCR_IN)
#define HWIO_GCC_CE2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE2_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE2_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE2_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE2_CBCR_SLEEP_SHFT                                                                         0x4

#define HWIO_GCC_CE2_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001088)
#define HWIO_GCC_CE2_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001088)
#define HWIO_GCC_CE2_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_AXI_CBCR_ADDR, HWIO_GCC_CE2_AXI_CBCR_RMSK)
#define HWIO_GCC_CE2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE2_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE2_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE2_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000108c)
#define HWIO_GCC_CE2_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000108c)
#define HWIO_GCC_CE2_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_CE2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_AHB_CBCR_ADDR, HWIO_GCC_CE2_AHB_CBCR_RMSK)
#define HWIO_GCC_CE2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE2_AHB_CBCR_IN)
#define HWIO_GCC_CE2_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE2_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                                 0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                                0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                     0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001100)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001100)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                               0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                      0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                           0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                                 0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                           0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                               0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                             0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                             0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                                0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                          0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                            0xb
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                                   0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                     0xa
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                      0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                        0x9
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                    0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                      0x8
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                    0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                     0x7
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                     0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                      0x6
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                                   0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                    0x5
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                     0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                     0x3
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                                 0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                                  0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                                  0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                                 0x0

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                            0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                           0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_BIMC_MISC_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                         0x7fbfdf
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_BMSK                                               0x400000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_SHFT                                                   0x16
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                               0x3f8000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                                    0xf
#define HWIO_GCC_BIMC_MISC_DDR_CH1_DISABLE_BMSK                                                           0x2000
#define HWIO_GCC_BIMC_MISC_DDR_CH1_DISABLE_SHFT                                                              0xd
#define HWIO_GCC_BIMC_MISC_DDR_CH0_DISABLE_BMSK                                                           0x1000
#define HWIO_GCC_BIMC_MISC_DDR_CH0_DISABLE_SHFT                                                              0xc
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                      0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                        0xb
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_BMSK                                                    0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_SHFT                                                      0xa
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                                    0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                      0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                         0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                           0x8
#define HWIO_GCC_BIMC_MISC_FSM_DIS_DDR_UPDATE_BMSK                                                          0x80
#define HWIO_GCC_BIMC_MISC_FSM_DIS_DDR_UPDATE_SHFT                                                           0x7
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_DYN_LEGACY_MODE_EN_BMSK                                                 0x40
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_DYN_LEGACY_MODE_EN_SHFT                                                  0x6
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_BMSK                                                       0x10
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_SHFT                                                        0x4
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_BMSK                                                           0xf
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_SHFT                                                           0x0

#define HWIO_GCC_DLL_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001170)
#define HWIO_GCC_DLL_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001170)
#define HWIO_GCC_DLL_MISC_RMSK                                                                        0xc007ffff
#define HWIO_GCC_DLL_MISC_IN          \
        in_dword_masked(HWIO_GCC_DLL_MISC_ADDR, HWIO_GCC_DLL_MISC_RMSK)
#define HWIO_GCC_DLL_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_DLL_MISC_ADDR, m)
#define HWIO_GCC_DLL_MISC_OUT(v)      \
        out_dword(HWIO_GCC_DLL_MISC_ADDR,v)
#define HWIO_GCC_DLL_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DLL_MISC_ADDR,m,v,HWIO_GCC_DLL_MISC_IN)
#define HWIO_GCC_DLL_MISC_DLL_SEL_STATUS_CH1_BMSK                                                     0x80000000
#define HWIO_GCC_DLL_MISC_DLL_SEL_STATUS_CH1_SHFT                                                           0x1f
#define HWIO_GCC_DLL_MISC_DLL_SEL_STATUS_CH0_BMSK                                                     0x40000000
#define HWIO_GCC_DLL_MISC_DLL_SEL_STATUS_CH0_SHFT                                                           0x1e
#define HWIO_GCC_DLL_MISC_DLL_CKIN_DIFF_MODE_BMSK                                                        0x40000
#define HWIO_GCC_DLL_MISC_DLL_CKIN_DIFF_MODE_SHFT                                                           0x12
#define HWIO_GCC_DLL_MISC_DLL1_PH_CMP_EN_BMSK                                                            0x20000
#define HWIO_GCC_DLL_MISC_DLL1_PH_CMP_EN_SHFT                                                               0x11
#define HWIO_GCC_DLL_MISC_DLL1_ANA_PU_BMSK                                                               0x10000
#define HWIO_GCC_DLL_MISC_DLL1_ANA_PU_SHFT                                                                  0x10
#define HWIO_GCC_DLL_MISC_DLL0_PH_CMP_EN_BMSK                                                             0x8000
#define HWIO_GCC_DLL_MISC_DLL0_PH_CMP_EN_SHFT                                                                0xf
#define HWIO_GCC_DLL_MISC_DLL0_ANA_PU_BMSK                                                                0x4000
#define HWIO_GCC_DLL_MISC_DLL0_ANA_PU_SHFT                                                                   0xe
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL1_ARES_BMSK                                                          0x2000
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL1_ARES_SHFT                                                             0xd
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL0_ARES_BMSK                                                          0x1000
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL0_ARES_SHFT                                                             0xc
#define HWIO_GCC_DLL_MISC_OVRD_CSD_DLL_PER_BMSK                                                            0x800
#define HWIO_GCC_DLL_MISC_OVRD_CSD_DLL_PER_SHFT                                                              0xb
#define HWIO_GCC_DLL_MISC_FSM_DIS_CSD_DLL_PER_BMSK                                                         0x7f8
#define HWIO_GCC_DLL_MISC_FSM_DIS_CSD_DLL_PER_SHFT                                                           0x3
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL_SEL_BMSK                                                               0x4
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL_SEL_SHFT                                                               0x2
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL1_BYPASS_BMSK                                                           0x2
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL1_BYPASS_SHFT                                                           0x1
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL0_BYPASS_BMSK                                                           0x1
#define HWIO_GCC_DLL_MISC_FSM_DIS_DLL0_BYPASS_SHFT                                                           0x0

#define HWIO_GCC_DLL_TIMER_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001174)
#define HWIO_GCC_DLL_TIMER_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001174)
#define HWIO_GCC_DLL_TIMER_RMSK                                                                        0x3ffffff
#define HWIO_GCC_DLL_TIMER_IN          \
        in_dword_masked(HWIO_GCC_DLL_TIMER_ADDR, HWIO_GCC_DLL_TIMER_RMSK)
#define HWIO_GCC_DLL_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_DLL_TIMER_ADDR, m)
#define HWIO_GCC_DLL_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_DLL_TIMER_ADDR,v)
#define HWIO_GCC_DLL_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DLL_TIMER_ADDR,m,v,HWIO_GCC_DLL_TIMER_IN)
#define HWIO_GCC_DLL_TIMER_DLL_LOCK_TIMER_EN_BMSK                                                      0x2000000
#define HWIO_GCC_DLL_TIMER_DLL_LOCK_TIMER_EN_SHFT                                                           0x19
#define HWIO_GCC_DLL_TIMER_DLL_PER_TIMER_EN_BMSK                                                       0x1000000
#define HWIO_GCC_DLL_TIMER_DLL_PER_TIMER_EN_SHFT                                                            0x18
#define HWIO_GCC_DLL_TIMER_DLL_LOCK_TIMER_VAL_BMSK                                                      0xfff000
#define HWIO_GCC_DLL_TIMER_DLL_LOCK_TIMER_VAL_SHFT                                                           0xc
#define HWIO_GCC_DLL_TIMER_DLL_PER_TIMER_VAL_BMSK                                                          0xfff
#define HWIO_GCC_DLL_TIMER_DLL_PER_TIMER_VAL_SHFT                                                            0x0

#define HWIO_GCC_DLL_OVRD_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001178)
#define HWIO_GCC_DLL_OVRD_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001178)
#define HWIO_GCC_DLL_OVRD_RMSK                                                                            0xffff
#define HWIO_GCC_DLL_OVRD_IN          \
        in_dword_masked(HWIO_GCC_DLL_OVRD_ADDR, HWIO_GCC_DLL_OVRD_RMSK)
#define HWIO_GCC_DLL_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_DLL_OVRD_ADDR, m)
#define HWIO_GCC_DLL_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_DLL_OVRD_ADDR,v)
#define HWIO_GCC_DLL_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DLL_OVRD_ADDR,m,v,HWIO_GCC_DLL_OVRD_IN)
#define HWIO_GCC_DLL_OVRD_OVRD_DLL_OUTPUTS_BMSK                                                           0x8000
#define HWIO_GCC_DLL_OVRD_OVRD_DLL_OUTPUTS_SHFT                                                              0xf
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL1_LOCK_BMSK                                                          0x4000
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL1_LOCK_SHFT                                                             0xe
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL0_LOCK_BMSK                                                          0x2000
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL0_LOCK_SHFT                                                             0xd
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL1_READY_BMSK                                                         0x1000
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL1_READY_SHFT                                                            0xc
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL0_READY_BMSK                                                          0x800
#define HWIO_GCC_DLL_OVRD_FSM_DIS_DLL0_READY_SHFT                                                            0xb
#define HWIO_GCC_DLL_OVRD_OVRD_DLL_INPUTS_BMSK                                                             0x400
#define HWIO_GCC_DLL_OVRD_OVRD_DLL_INPUTS_SHFT                                                               0xa
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH1_DLL_UPD_BMSK                                                         0x200
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH1_DLL_UPD_SHFT                                                           0x9
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH0_DLL_UPD_BMSK                                                         0x100
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH0_DLL_UPD_SHFT                                                           0x8
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH1_DLL_PH_ERR_VAL_BMSK                                                   0xf0
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH1_DLL_PH_ERR_VAL_SHFT                                                    0x4
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH0_DLL_PH_ERR_VAL_BMSK                                                    0xf
#define HWIO_GCC_DLL_OVRD_FSM_DIS_CH0_DLL_PH_ERR_VAL_SHFT                                                    0x0

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                       0x80030001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_DIV_BMSK                                                                  0x30000
#define HWIO_GCC_BIMC_CBCR_CLK_DIV_SHFT                                                                     0x10
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000111c)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000111c)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_KPSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001184)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001184)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001188)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001188)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                               0x80007ff3
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000011c4)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011c4)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_RMSK                                                            0x80007ff3
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_AXI_CBCR_ADDR, HWIO_GCC_LPASS_MPORT_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_MPORT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_MPORT_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_MPORT_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_LPASS_MPORT_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPASS_SWAY_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000011c8)
#define HWIO_GCC_LPASS_SWAY_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011c8)
#define HWIO_GCC_LPASS_SWAY_CBCR_RMSK                                                                 0xf0008001
#define HWIO_GCC_LPASS_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                        0x70000000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                              0x1c
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000120c)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000120c)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_KPSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001210)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001210)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_KPSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_KPSS_AHB_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001220)
#define HWIO_GCC_KPSS_AHB_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001220)
#define HWIO_GCC_KPSS_AHB_MISC_RMSK                                                                         0xf1
#define HWIO_GCC_KPSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_MISC_ADDR, HWIO_GCC_KPSS_AHB_MISC_RMSK)
#define HWIO_GCC_KPSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_KPSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_KPSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_MISC_ADDR,m,v,HWIO_GCC_KPSS_AHB_MISC_IN)
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                             0xf0
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                              0x4
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                              0x1
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                              0x0

#define HWIO_GCC_KPSS_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001204)
#define HWIO_GCC_KPSS_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001204)
#define HWIO_GCC_KPSS_AHB_CBCR_RMSK                                                                   0xf0008000
#define HWIO_GCC_KPSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CBCR_ADDR, HWIO_GCC_KPSS_AHB_CBCR_RMSK)
#define HWIO_GCC_KPSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CBCR_IN)
#define HWIO_GCC_KPSS_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_KPSS_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf

#define HWIO_GCC_KPSS_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001208)
#define HWIO_GCC_KPSS_AXI_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001208)
#define HWIO_GCC_KPSS_AXI_CBCR_RMSK                                                                   0x80000000
#define HWIO_GCC_KPSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AXI_CBCR_ADDR, HWIO_GCC_KPSS_AXI_CBCR_RMSK)
#define HWIO_GCC_KPSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_KPSS_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_KPSS_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001248)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001248)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000124c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000124c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001250)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001250)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001254)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001254)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012f8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012fc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012fc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_DEHR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001300)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001300)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                       0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                              0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                    0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                      0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                         0xf
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                         0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                            0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                       0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                          0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                      0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                         0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                                     0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                       0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                       0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                        0x4
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                              0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                      0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                                  0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                         0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                               0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                                  0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                       0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                     0x1f
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_BMSK                                                               0x10
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_SHFT                                                                0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                                0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                                0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                                0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                                0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                       0xf7ffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                      0x80000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                            0x1f
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_BMSK                                           0x40000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_SHFT                                                 0x1e
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_BMSK                                       0x20000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_SHFT                                             0x1d
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_BMSK                                       0x10000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_SHFT                                             0x1c
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x4000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                      0x1a
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                                0x2000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                     0x19
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                       0x1000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                            0x18
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                                0x800000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                    0x17
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                   0x400000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                       0x16
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                        0x200000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                            0x15
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                        0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                            0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                          0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                             0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                                0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                   0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                        0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                           0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                      0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                         0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                         0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                            0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                       0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                          0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                          0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                             0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                       0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                          0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                       0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                         0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                        0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                          0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                           0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                             0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                                0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                 0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                       0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                        0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                 0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                  0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                             0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                              0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                              0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                              0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                  0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                  0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                              0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                              0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                        0xf7ffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                       0x1f
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_BMSK                                      0x40000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_SHFT                                            0x1e
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_BMSK                                  0x20000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_SHFT                                        0x1d
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_BMSK                                  0x10000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_SHFT                                        0x1c
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x4000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                 0x1a
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x2000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                0x19
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                  0x1000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                       0x18
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                           0x800000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                               0x17
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                              0x400000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                  0x16
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                   0x200000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                       0x15
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                   0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                       0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                     0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                        0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                           0x40000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                              0x12
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                   0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                      0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                    0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                    0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                       0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                     0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                        0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                  0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                     0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                  0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                    0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                   0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                     0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                      0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                        0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                           0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                            0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                  0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                   0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                            0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                             0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                        0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                         0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                         0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                         0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                             0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                             0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                         0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                         0x0

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                    0x1f
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_BMSK                                                              0x10
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_SHFT                                                               0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                               0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                               0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                               0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                               0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                      0xf7ffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                     0x80000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                           0x1f
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_BMSK                                          0x40000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_SHFT                                                0x1e
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_BMSK                                      0x20000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_SHFT                                            0x1d
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_BMSK                                      0x10000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_SHFT                                            0x1c
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                0x4000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                     0x1a
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                               0x2000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                    0x19
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                      0x1000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                           0x18
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                               0x800000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                   0x17
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                  0x400000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                      0x16
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                       0x200000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                           0x15
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                       0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                           0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                         0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                            0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                               0x40000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                  0x12
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                       0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                          0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                     0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                        0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                        0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                           0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                         0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                            0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                       0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                         0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                          0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                            0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                               0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                 0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                             0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                             0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                 0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                 0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                             0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                             0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                       0xf7ffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                                0x80000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                      0x1f
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_BMSK                                     0x40000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_SHFT                                           0x1e
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_BMSK                                 0x20000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_SHFT                                       0x1d
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_BMSK                                 0x10000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_SHFT                                       0x1c
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x4000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                                0x1a
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                          0x2000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                               0x19
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                                 0x1000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                      0x18
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                          0x800000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                              0x17
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                             0x400000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                 0x16
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                  0x200000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                      0x15
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                  0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                      0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                    0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                       0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                          0x40000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                             0x12
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                  0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                     0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                   0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                   0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                      0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                    0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                       0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                  0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                    0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                     0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                       0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                          0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                           0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                           0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                            0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                        0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                        0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                            0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                            0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                        0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                        0x0

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                                 0x1f
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xf7ffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_BMSK                                       0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_SHFT                                             0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_BMSK                                   0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_SHFT                                         0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_BMSK                                   0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_SHFT                                         0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                             0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                  0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                            0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                 0x19
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                    0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                        0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                            0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                               0x12
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                       0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                         0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                          0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xf7ffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_BMSK                                  0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_SHFT                                        0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_BMSK                              0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_SHFT                                    0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_BMSK                              0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_SHFT                                    0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                       0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x19
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                               0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                   0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                       0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                          0x12
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                 0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                   0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                     0x0

#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK                                                               0x1f
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_BMSK                                                         0x10
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_SHFT                                                          0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0xf7ffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                      0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_BMSK                                     0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_SHFT                                           0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_BMSK                                 0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_SHFT                                       0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_BMSK                                 0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_SHFT                                       0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                           0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                          0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                               0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                          0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                              0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                             0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                 0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                  0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                      0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                  0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                      0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                          0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                             0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                   0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                      0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                    0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                      0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                           0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                            0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                        0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                            0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                            0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                        0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0xf7ffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                           0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                 0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_BMSK                                0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_CLK_SLEEP_ENA_SHFT                                      0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_BMSK                            0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_AXI_CLK_SLEEP_ENA_SHFT                                  0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_BMSK                            0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE3_AHB_CLK_SLEEP_ENA_SHFT                                  0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                           0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_LPASS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                          0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                            0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                 0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                     0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                         0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                        0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                            0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                             0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                 0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                             0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                 0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                     0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                        0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                              0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                 0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                  0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK               0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                 0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                               0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                  0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                     0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                      0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                      0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                       0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                   0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                   0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                   0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                   0x0

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                                   0x1f
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_BMSK                                                             0x10
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_SHFT                                                              0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                              0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                              0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                              0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                              0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                     0xf7ffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                    0x80000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                          0x1f
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_BMSK                                         0x40000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_CLK_ENA_SHFT                                               0x1e
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_BMSK                                     0x20000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_AXI_CLK_ENA_SHFT                                           0x1d
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_BMSK                                     0x10000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE3_AHB_CLK_ENA_SHFT                                           0x1c
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_BMSK                               0x4000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                    0x1a
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_BMSK                              0x2000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_LPASS_GPLL0_CLK_SRC_ENA_SHFT                                   0x19
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                     0x1000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                          0x18
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                              0x800000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                  0x17
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                 0x400000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                     0x16
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                      0x200000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                          0x15
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                      0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                          0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                        0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                           0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                              0x40000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                 0x12
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                      0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                         0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                    0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                       0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                       0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                          0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                     0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                        0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                        0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                           0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                        0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                          0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                     0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                       0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                      0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                        0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                         0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                           0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                              0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                               0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                               0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                           0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                            0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                            0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                            0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                            0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                            0x0

#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK                                                         0x80000007
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x7
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK                                                        0x80000007
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x7
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_LPASS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_RMSK                                                                          0x1
#define HWIO_GCC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, HWIO_GCC_LPASS_RESTART_RMSK)
#define HWIO_GCC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, m)
#define HWIO_GCC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_RESTART_ADDR,v)
#define HWIO_GCC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_RESTART_ADDR,m,v,HWIO_GCC_LPASS_RESTART_IN)
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_VENUS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                          0x1
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_WDOG_DEBUG_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_RMSK                                                                         0x3ffff
#define HWIO_GCC_WDOG_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, HWIO_GCC_WDOG_DEBUG_RMSK)
#define HWIO_GCC_WDOG_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, m)
#define HWIO_GCC_WDOG_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_WDOG_DEBUG_ADDR,v)
#define HWIO_GCC_WDOG_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WDOG_DEBUG_ADDR,m,v,HWIO_GCC_WDOG_DEBUG_IN)
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_BMSK                                                           0x20000
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_SHFT                                                              0x11
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_BMSK                                                            0x10000
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_SHFT                                                               0x10
#define HWIO_GCC_WDOG_DEBUG_SRST_V1_MODE_BMSK                                                             0x8000
#define HWIO_GCC_WDOG_DEBUG_SRST_V1_MODE_SHFT                                                                0xf
#define HWIO_GCC_WDOG_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                                 0x7fff
#define HWIO_GCC_WDOG_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                                    0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001784)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001784)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                               0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                                     0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                        0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                           0xf
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                               0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                               0x2
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_BMSK                                                         0x3
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_SHFT                                                         0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001800)
#define HWIO_GCC_SW_SRST_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001800)
#define HWIO_GCC_SW_SRST_RMSK                                                                                0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                        0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                        0x0

#define HWIO_GCC_PROC_HALT_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001840)
#define HWIO_GCC_PROC_HALT_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001840)
#define HWIO_GCC_PROC_HALT_RMSK                                                                              0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                                    0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                                    0x0

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                                  0x1f7ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                       0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                          0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                          0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                             0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_BMSK                                                     0x400
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_SHFT                                                       0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                            0x3ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                              0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                             0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                      0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                          0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                             0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                                 0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                         0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                        0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                             0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                             0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                                   0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                                    0xf3f1f
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                        0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                           0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                        0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                           0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                               0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                                  0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                             0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                                0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                            0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                              0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                            0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                              0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                           0x300
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                             0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                               0x1f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                                0x0

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                                     0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                                     0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                       0x8
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                         0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                          0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                      0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                          0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                           0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001900)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001900)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP1_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000190c)
#define HWIO_GCC_GP1_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000190c)
#define HWIO_GCC_GP1_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP1_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001910)
#define HWIO_GCC_GP1_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001910)
#define HWIO_GCC_GP1_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_GCC_GP1_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001914)
#define HWIO_GCC_GP1_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001914)
#define HWIO_GCC_GP1_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001940)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001940)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP2_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000194c)
#define HWIO_GCC_GP2_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000194c)
#define HWIO_GCC_GP2_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP2_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001950)
#define HWIO_GCC_GP2_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001950)
#define HWIO_GCC_GP2_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_GCC_GP2_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001954)
#define HWIO_GCC_GP2_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001954)
#define HWIO_GCC_GP2_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001980)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001980)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_GP3_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000198c)
#define HWIO_GCC_GP3_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000198c)
#define HWIO_GCC_GP3_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP3_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001990)
#define HWIO_GCC_GP3_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001990)
#define HWIO_GCC_GP3_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_GCC_GP3_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001994)
#define HWIO_GCC_GP3_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001994)
#define HWIO_GCC_GP3_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000019c0)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000019c0)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_RMSK                                                                    0x1
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_KPSS_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_KPSS_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                     0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_GPLL4_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dc0)
#define HWIO_GCC_GPLL4_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dc0)
#define HWIO_GCC_GPLL4_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL4_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, HWIO_GCC_GPLL4_MODE_RMSK)
#define HWIO_GCC_GPLL4_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, m)
#define HWIO_GCC_GPLL4_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_MODE_ADDR,v)
#define HWIO_GCC_GPLL4_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_MODE_ADDR,m,v,HWIO_GCC_GPLL4_MODE_IN)
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL4_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dc4)
#define HWIO_GCC_GPLL4_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dc4)
#define HWIO_GCC_GPLL4_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL4_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, HWIO_GCC_GPLL4_L_VAL_RMSK)
#define HWIO_GCC_GPLL4_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_L_VAL_ADDR,m,v,HWIO_GCC_GPLL4_L_VAL_IN)
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL4_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dc8)
#define HWIO_GCC_GPLL4_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dc8)
#define HWIO_GCC_GPLL4_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL4_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_M_VAL_ADDR, HWIO_GCC_GPLL4_M_VAL_RMSK)
#define HWIO_GCC_GPLL4_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_M_VAL_ADDR,m,v,HWIO_GCC_GPLL4_M_VAL_IN)
#define HWIO_GCC_GPLL4_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL4_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL4_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dcc)
#define HWIO_GCC_GPLL4_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dcc)
#define HWIO_GCC_GPLL4_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL4_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_N_VAL_ADDR, HWIO_GCC_GPLL4_N_VAL_RMSK)
#define HWIO_GCC_GPLL4_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_N_VAL_ADDR,m,v,HWIO_GCC_GPLL4_N_VAL_IN)
#define HWIO_GCC_GPLL4_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL4_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL4_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dd0)
#define HWIO_GCC_GPLL4_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dd0)
#define HWIO_GCC_GPLL4_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL4_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, HWIO_GCC_GPLL4_USER_CTL_RMSK)
#define HWIO_GCC_GPLL4_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL4_USER_CTL_IN)
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_BMSK                                                0xf0000000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_SHFT                                                      0x1c
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_BMSK                                                  0x8000000
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_SHFT                                                       0x1b
#define HWIO_GCC_GPLL4_USER_CTL_FRAC_MODE_DITHER_BMSK                                                  0x4000000
#define HWIO_GCC_GPLL4_USER_CTL_FRAC_MODE_DITHER_SHFT                                                       0x1a
#define HWIO_GCC_GPLL4_USER_CTL_FRAC_MODE_CONTROL_BMSK                                                 0x2000000
#define HWIO_GCC_GPLL4_USER_CTL_FRAC_MODE_CONTROL_SHFT                                                      0x19
#define HWIO_GCC_GPLL4_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL4_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL4_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dd4)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dd4)
#define HWIO_GCC_GPLL4_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL4_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, HWIO_GCC_GPLL4_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL4_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL4_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_BMSK                                         0xfc000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_CNT_TARGET_5_0_SHFT                                               0x1a
#define HWIO_GCC_GPLL4_CONFIG_CTL_PLL_STATUS_BIT15_DIS_BMSK                                            0x2000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_PLL_STATUS_BIT15_DIS_SHFT                                                 0x19
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_BMSK                                            0x1000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_CNT_TARGET_6_SHFT                                                 0x18
#define HWIO_GCC_GPLL4_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL4_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL4_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL4_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_MODE_BMSK                                                      0x30000
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOOP_BW_MODE_SHFT                                                         0x10
#define HWIO_GCC_GPLL4_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL4_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL4_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL4_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL4_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL4_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL4_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL4_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL4_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL4_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL4_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL4_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL4_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_MODE_BMSK                                                              0x8
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_MODE_SHFT                                                              0x3
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_FINE_BMSK                                                              0x7
#define HWIO_GCC_GPLL4_CONFIG_CTL_ICP_FINE_SHFT                                                              0x0

#define HWIO_GCC_GPLL4_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001dd8)
#define HWIO_GCC_GPLL4_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001dd8)
#define HWIO_GCC_GPLL4_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL4_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, HWIO_GCC_GPLL4_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL4_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL4_TEST_CTL_IN)
#define HWIO_GCC_GPLL4_TEST_CTL_RESERVE_BIT31_BMSK                                                    0x80000000
#define HWIO_GCC_GPLL4_TEST_CTL_RESERVE_BIT31_SHFT                                                          0x1f
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_EXT_BMSK                                                    0x40000000
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_EXT_SHFT                                                          0x1e
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_CAL_WAIT_BMSK                                                 0x30000000
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_CAL_WAIT_SHFT                                                       0x1c
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_ERROR_TOL_BMSK                                                 0xc000000
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_ERROR_TOL_SHFT                                                      0x1a
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_CNT_BMSK                                                       0x3000000
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_CNT_SHFT                                                            0x18
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_DELTA_BMSK                                                      0xe00000
#define HWIO_GCC_GPLL4_TEST_CTL_LOOP_BW_DELTA_SHFT                                                          0x15
#define HWIO_GCC_GPLL4_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL4_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL4_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL4_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL4_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL4_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL4_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL4_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL4_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL4_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL4_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL4_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL4_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL4_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL4_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL4_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL4_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL4_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL4_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ddc)
#define HWIO_GCC_GPLL4_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ddc)
#define HWIO_GCC_GPLL4_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL4_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, HWIO_GCC_GPLL4_STATUS_RMSK)
#define HWIO_GCC_GPLL4_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, m)
#define HWIO_GCC_GPLL4_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL4_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL4_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL4_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL4_STATUS_DIV_FEEDBACK_CLK_BMSK                                                       0x8000
#define HWIO_GCC_GPLL4_STATUS_DIV_FEEDBACK_CLK_SHFT                                                          0xf
#define HWIO_GCC_GPLL4_STATUS_ICP_COARSE_BMSK                                                             0x6000
#define HWIO_GCC_GPLL4_STATUS_ICP_COARSE_SHFT                                                                0xd
#define HWIO_GCC_GPLL4_STATUS_ICP_FINE_BMSK                                                               0x1c00
#define HWIO_GCC_GPLL4_STATUS_ICP_FINE_SHFT                                                                  0xa
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CNT_NUM_BMSK                                                         0x3f8
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CNT_NUM_SHFT                                                           0x3
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CAL_ERROR_BMSK                                                         0x4
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CAL_ERROR_SHFT                                                         0x2
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CAL_DONE_BMSK                                                          0x2
#define HWIO_GCC_GPLL4_STATUS_LOOP_BW_CAL_DONE_SHFT                                                          0x1
#define HWIO_GCC_GPLL4_STATUS_CLOCK_DETECT_BMSK                                                              0x1
#define HWIO_GCC_GPLL4_STATUS_CLOCK_DETECT_SHFT                                                              0x0

#define HWIO_GCC_COPSS_SMMU_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a40)
#define HWIO_GCC_COPSS_SMMU_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a40)
#define HWIO_GCC_COPSS_SMMU_BCR_RMSK                                                                         0x1
#define HWIO_GCC_COPSS_SMMU_BCR_IN          \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_BCR_ADDR, HWIO_GCC_COPSS_SMMU_BCR_RMSK)
#define HWIO_GCC_COPSS_SMMU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_BCR_ADDR, m)
#define HWIO_GCC_COPSS_SMMU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_COPSS_SMMU_BCR_ADDR,v)
#define HWIO_GCC_COPSS_SMMU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_COPSS_SMMU_BCR_ADDR,m,v,HWIO_GCC_COPSS_SMMU_BCR_IN)
#define HWIO_GCC_COPSS_SMMU_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_COPSS_SMMU_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a44)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a44)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_AXI_CBCR_ADDR, HWIO_GCC_COPSS_SMMU_AXI_CBCR_RMSK)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_COPSS_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_COPSS_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_COPSS_SMMU_AXI_CBCR_ADDR,m,v,HWIO_GCC_COPSS_SMMU_AXI_CBCR_IN)
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_COPSS_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SPSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a80)
#define HWIO_GCC_SPSS_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a80)
#define HWIO_GCC_SPSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPSS_BCR_ADDR, HWIO_GCC_SPSS_BCR_RMSK)
#define HWIO_GCC_SPSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPSS_BCR_ADDR, m)
#define HWIO_GCC_SPSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPSS_BCR_ADDR,v)
#define HWIO_GCC_SPSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPSS_BCR_ADDR,m,v,HWIO_GCC_SPSS_BCR_IN)
#define HWIO_GCC_SPSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPSS_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SPSS_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a84)
#define HWIO_GCC_SPSS_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a84)
#define HWIO_GCC_SPSS_AHB_CBCR_RMSK                                                                   0xf0008001
#define HWIO_GCC_SPSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPSS_AHB_CBCR_ADDR, HWIO_GCC_SPSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SPSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPSS_AHB_CBCR_IN)
#define HWIO_GCC_SPSS_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPSS_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                          0x70000000
#define HWIO_GCC_SPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                0x1c
#define HWIO_GCC_SPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_SPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_SPSS_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPSS_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SPSS_MISC_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a88)
#define HWIO_GCC_SPSS_MISC_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a88)
#define HWIO_GCC_SPSS_MISC_RMSK                                                                              0x1
#define HWIO_GCC_SPSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_SPSS_MISC_ADDR, HWIO_GCC_SPSS_MISC_RMSK)
#define HWIO_GCC_SPSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SPSS_MISC_ADDR, m)
#define HWIO_GCC_SPSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SPSS_MISC_ADDR,v)
#define HWIO_GCC_SPSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPSS_MISC_ADDR,m,v,HWIO_GCC_SPSS_MISC_IN)
#define HWIO_GCC_SPSS_MISC_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SPSS_MISC_BLK_ARES_SHFT                                                                     0x0

#define HWIO_GCC_SATA_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c40)
#define HWIO_GCC_SATA_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c40)
#define HWIO_GCC_SATA_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SATA_BCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_BCR_ADDR, HWIO_GCC_SATA_BCR_RMSK)
#define HWIO_GCC_SATA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_BCR_ADDR, m)
#define HWIO_GCC_SATA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_BCR_ADDR,v)
#define HWIO_GCC_SATA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_BCR_ADDR,m,v,HWIO_GCC_SATA_BCR_IN)
#define HWIO_GCC_SATA_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SATA_BCR_BLK_ARES_SHFT                                                                      0x0

#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c5c)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c5c)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ADDR, HWIO_GCC_SATA_RX_OOB_CMD_RCGR_RMSK)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SATA_RX_OOB_CMD_RCGR_IN)
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_SATA_RX_OOB_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c60)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c60)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CFG_RCGR_ADDR, HWIO_GCC_SATA_RX_OOB_CFG_RCGR_RMSK)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_OOB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_OOB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SATA_RX_OOB_CFG_RCGR_IN)
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_SATA_RX_OOB_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c80)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c80)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ADDR, HWIO_GCC_SATA_PMALIVE_CMD_RCGR_RMSK)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ADDR,m,v,HWIO_GCC_SATA_PMALIVE_CMD_RCGR_IN)
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SATA_PMALIVE_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c84)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c84)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CFG_RCGR_ADDR, HWIO_GCC_SATA_PMALIVE_CFG_RCGR_RMSK)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_PMALIVE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_PMALIVE_CFG_RCGR_ADDR,m,v,HWIO_GCC_SATA_PMALIVE_CFG_RCGR_IN)
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SATA_PMALIVE_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SATA_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c44)
#define HWIO_GCC_SATA_AXI_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c44)
#define HWIO_GCC_SATA_AXI_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SATA_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_AXI_CBCR_ADDR, HWIO_GCC_SATA_AXI_CBCR_RMSK)
#define HWIO_GCC_SATA_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SATA_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SATA_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_AXI_CBCR_ADDR,m,v,HWIO_GCC_SATA_AXI_CBCR_IN)
#define HWIO_GCC_SATA_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SATA_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SATA_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SATA_AXI_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SATA_AXI_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SATA_AXI_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SATA_AXI_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SATA_AXI_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SATA_AXI_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SATA_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c48)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c48)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_RMSK                                                               0xf0008001
#define HWIO_GCC_SATA_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_CFG_AHB_CBCR_ADDR, HWIO_GCC_SATA_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SATA_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SATA_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SATA_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SATA_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_SATA_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_SATA_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SATA_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SATA_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SATA_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SATA_RX_OOB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c4c)
#define HWIO_GCC_SATA_RX_OOB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c4c)
#define HWIO_GCC_SATA_RX_OOB_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SATA_RX_OOB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CBCR_ADDR, HWIO_GCC_SATA_RX_OOB_CBCR_RMSK)
#define HWIO_GCC_SATA_RX_OOB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_OOB_CBCR_ADDR, m)
#define HWIO_GCC_SATA_RX_OOB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_OOB_CBCR_ADDR,v)
#define HWIO_GCC_SATA_RX_OOB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_OOB_CBCR_ADDR,m,v,HWIO_GCC_SATA_RX_OOB_CBCR_IN)
#define HWIO_GCC_SATA_RX_OOB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SATA_RX_OOB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SATA_RX_OOB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SATA_RX_OOB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SATA_PMALIVE_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c50)
#define HWIO_GCC_SATA_PMALIVE_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c50)
#define HWIO_GCC_SATA_PMALIVE_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SATA_PMALIVE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CBCR_ADDR, HWIO_GCC_SATA_PMALIVE_CBCR_RMSK)
#define HWIO_GCC_SATA_PMALIVE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_PMALIVE_CBCR_ADDR, m)
#define HWIO_GCC_SATA_PMALIVE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_PMALIVE_CBCR_ADDR,v)
#define HWIO_GCC_SATA_PMALIVE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_PMALIVE_CBCR_ADDR,m,v,HWIO_GCC_SATA_PMALIVE_CBCR_IN)
#define HWIO_GCC_SATA_PMALIVE_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SATA_PMALIVE_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SATA_PMALIVE_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SATA_PMALIVE_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c94)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c94)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CMD_RCGR_ADDR, HWIO_GCC_SATA_ASIC0_CMD_RCGR_RMSK)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_ASIC0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_ASIC0_CMD_RCGR_ADDR,m,v,HWIO_GCC_SATA_ASIC0_CMD_RCGR_IN)
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SATA_ASIC0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c98)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c98)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CFG_RCGR_ADDR, HWIO_GCC_SATA_ASIC0_CFG_RCGR_RMSK)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_ASIC0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_ASIC0_CFG_RCGR_ADDR,m,v,HWIO_GCC_SATA_ASIC0_CFG_RCGR_IN)
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SATA_ASIC0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_SATA_ASIC0_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c54)
#define HWIO_GCC_SATA_ASIC0_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c54)
#define HWIO_GCC_SATA_ASIC0_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SATA_ASIC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CBCR_ADDR, HWIO_GCC_SATA_ASIC0_CBCR_RMSK)
#define HWIO_GCC_SATA_ASIC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_ASIC0_CBCR_ADDR, m)
#define HWIO_GCC_SATA_ASIC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_ASIC0_CBCR_ADDR,v)
#define HWIO_GCC_SATA_ASIC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_ASIC0_CBCR_ADDR,m,v,HWIO_GCC_SATA_ASIC0_CBCR_IN)
#define HWIO_GCC_SATA_ASIC0_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SATA_ASIC0_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SATA_ASIC0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SATA_ASIC0_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SATA_ASIC0_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SATA_ASIC0_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SATA_ASIC0_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SATA_ASIC0_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SATA_ASIC0_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SATA_RX_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ca8)
#define HWIO_GCC_SATA_RX_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ca8)
#define HWIO_GCC_SATA_RX_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_SATA_RX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_CMD_RCGR_ADDR, HWIO_GCC_SATA_RX_CMD_RCGR_RMSK)
#define HWIO_GCC_SATA_RX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SATA_RX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SATA_RX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_CMD_RCGR_ADDR,m,v,HWIO_GCC_SATA_RX_CMD_RCGR_IN)
#define HWIO_GCC_SATA_RX_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SATA_RX_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SATA_RX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_SATA_RX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_SATA_RX_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_SATA_RX_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_SATA_RX_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_SATA_RX_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_SATA_RX_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cac)
#define HWIO_GCC_SATA_RX_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cac)
#define HWIO_GCC_SATA_RX_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_SATA_RX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_CFG_RCGR_ADDR, HWIO_GCC_SATA_RX_CFG_RCGR_RMSK)
#define HWIO_GCC_SATA_RX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SATA_RX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SATA_RX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_CFG_RCGR_ADDR,m,v,HWIO_GCC_SATA_RX_CFG_RCGR_IN)
#define HWIO_GCC_SATA_RX_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_SATA_RX_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_SATA_RX_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_SATA_RX_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_SATA_RX_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c58)
#define HWIO_GCC_SATA_RX_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c58)
#define HWIO_GCC_SATA_RX_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_SATA_RX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SATA_RX_CBCR_ADDR, HWIO_GCC_SATA_RX_CBCR_RMSK)
#define HWIO_GCC_SATA_RX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_RX_CBCR_ADDR, m)
#define HWIO_GCC_SATA_RX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SATA_RX_CBCR_ADDR,v)
#define HWIO_GCC_SATA_RX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_RX_CBCR_ADDR,m,v,HWIO_GCC_SATA_RX_CBCR_IN)
#define HWIO_GCC_SATA_RX_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SATA_RX_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SATA_RX_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SATA_RX_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_USB_30_SEC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bc0)
#define HWIO_GCC_USB_30_SEC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bc0)
#define HWIO_GCC_USB_30_SEC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_30_SEC_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_SEC_BCR_ADDR, HWIO_GCC_USB_30_SEC_BCR_RMSK)
#define HWIO_GCC_USB_30_SEC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_SEC_BCR_ADDR, m)
#define HWIO_GCC_USB_30_SEC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_SEC_BCR_ADDR,v)
#define HWIO_GCC_USB_30_SEC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_SEC_BCR_ADDR,m,v,HWIO_GCC_USB_30_SEC_BCR_IN)
#define HWIO_GCC_USB_30_SEC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_30_SEC_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_USB_30_SEC_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bc4)
#define HWIO_GCC_USB_30_SEC_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bc4)
#define HWIO_GCC_USB_30_SEC_MISC_RMSK                                                                        0x1
#define HWIO_GCC_USB_30_SEC_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB_30_SEC_MISC_ADDR, HWIO_GCC_USB_30_SEC_MISC_RMSK)
#define HWIO_GCC_USB_30_SEC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_SEC_MISC_ADDR, m)
#define HWIO_GCC_USB_30_SEC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_SEC_MISC_ADDR,v)
#define HWIO_GCC_USB_30_SEC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_SEC_MISC_ADDR,m,v,HWIO_GCC_USB_30_SEC_MISC_IN)
#define HWIO_GCC_USB_30_SEC_MISC_BLK_ARES_ALL_BMSK                                                           0x1
#define HWIO_GCC_USB_30_SEC_MISC_BLK_ARES_ALL_SHFT                                                           0x0

#define HWIO_GCC_USB30_SEC_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bc8)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bc8)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_RMSK                                                           0xf000fff1
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CBCR_ADDR, HWIO_GCC_USB30_SEC_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB30_SEC_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bcc)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bcc)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SEC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SEC_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_SEC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bd0)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bd0)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_RMSK                                                        0x80030001
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bd4)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bd4)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB30_SEC_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bd8)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bd8)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB30_SEC_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB30_SEC_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bdc)
#define HWIO_GCC_USB30_SEC_MASTER_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bdc)
#define HWIO_GCC_USB30_SEC_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB30_SEC_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_M_ADDR, HWIO_GCC_USB30_SEC_MASTER_M_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_M_IN)
#define HWIO_GCC_USB30_SEC_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB30_SEC_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB30_SEC_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001be0)
#define HWIO_GCC_USB30_SEC_MASTER_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001be0)
#define HWIO_GCC_USB30_SEC_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB30_SEC_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_N_ADDR, HWIO_GCC_USB30_SEC_MASTER_N_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_N_IN)
#define HWIO_GCC_USB30_SEC_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB30_SEC_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB30_SEC_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001be4)
#define HWIO_GCC_USB30_SEC_MASTER_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001be4)
#define HWIO_GCC_USB30_SEC_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB30_SEC_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_D_ADDR, HWIO_GCC_USB30_SEC_MASTER_D_RMSK)
#define HWIO_GCC_USB30_SEC_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_SEC_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_SEC_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_SEC_MASTER_D_IN)
#define HWIO_GCC_USB30_SEC_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB30_SEC_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001be8)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001be8)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bec)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bec)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB30_SEC_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_USB3_SEC_PHY_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bfc)
#define HWIO_GCC_USB3_SEC_PHY_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bfc)
#define HWIO_GCC_USB3_SEC_PHY_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB3_SEC_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_SEC_PHY_BCR_ADDR, HWIO_GCC_USB3_SEC_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_SEC_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_SEC_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_SEC_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_SEC_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_SEC_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_SEC_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_SEC_PHY_BCR_IN)
#define HWIO_GCC_USB3_SEC_PHY_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB3_SEC_PHY_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_DCD_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c00)
#define HWIO_GCC_DCD_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c00)
#define HWIO_GCC_DCD_BCR_RMSK                                                                                0x1
#define HWIO_GCC_DCD_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, HWIO_GCC_DCD_BCR_RMSK)
#define HWIO_GCC_DCD_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, m)
#define HWIO_GCC_DCD_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_BCR_ADDR,v)
#define HWIO_GCC_DCD_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_BCR_ADDR,m,v,HWIO_GCC_DCD_BCR_IN)
#define HWIO_GCC_DCD_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_DCD_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_DCD_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c04)
#define HWIO_GCC_DCD_XO_CBCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c04)
#define HWIO_GCC_DCD_XO_CBCR_RMSK                                                                     0x80000001
#define HWIO_GCC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, HWIO_GCC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_DCD_XO_CBCR_IN)
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c08)
#define HWIO_GCC_SNOC_DCD_CONFIG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c08)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                                 0x80007fff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                         0x7fff
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                            0x0

#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c0c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c0c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK                                                         0xffffffff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                               0xfffff000
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                      0xc
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                                     0xfff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                       0x0

#define HWIO_GCC_CNOC_DCD_CONFIG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c10)
#define HWIO_GCC_CNOC_DCD_CONFIG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c10)
#define HWIO_GCC_CNOC_DCD_CONFIG_RMSK                                                                 0x80007fff
#define HWIO_GCC_CNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                      0x80000000
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                            0x1f
#define HWIO_GCC_CNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                         0x7fff
#define HWIO_GCC_CNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                            0x0

#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c14)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c14)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_RMSK                                                         0xffffffff
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                               0xfffff000
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                      0xc
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                                     0xfff
#define HWIO_GCC_CNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                       0x0

#define HWIO_GCC_PNOC_DCD_CONFIG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c18)
#define HWIO_GCC_PNOC_DCD_CONFIG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c18)
#define HWIO_GCC_PNOC_DCD_CONFIG_RMSK                                                                 0x80007fff
#define HWIO_GCC_PNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_PNOC_DCD_CONFIG_ADDR, HWIO_GCC_PNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_PNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_PNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_PNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_PNOC_DCD_CONFIG_IN)
#define HWIO_GCC_PNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                      0x80000000
#define HWIO_GCC_PNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                            0x1f
#define HWIO_GCC_PNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                         0x7fff
#define HWIO_GCC_PNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                            0x0

#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001c1c)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001c1c)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_RMSK                                                         0xffffffff
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                               0xfffff000
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                      0xc
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                                     0xfff
#define HWIO_GCC_PNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                       0x0

#define HWIO_GCC_PCIE_0_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ac0)
#define HWIO_GCC_PCIE_0_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ac0)
#define HWIO_GCC_PCIE_0_BCR_RMSK                                                                             0x1
#define HWIO_GCC_PCIE_0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_BCR_ADDR, HWIO_GCC_PCIE_0_BCR_RMSK)
#define HWIO_GCC_PCIE_0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_BCR_ADDR, m)
#define HWIO_GCC_PCIE_0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_BCR_ADDR,v)
#define HWIO_GCC_PCIE_0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_BCR_ADDR,m,v,HWIO_GCC_PCIE_0_BCR_IN)
#define HWIO_GCC_PCIE_0_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_PCIE_0_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_PCIE_0_GDSCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ac4)
#define HWIO_GCC_PCIE_0_GDSCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ac4)
#define HWIO_GCC_PCIE_0_GDSCR_RMSK                                                                    0xf8ffffff
#define HWIO_GCC_PCIE_0_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_GDSCR_ADDR, HWIO_GCC_PCIE_0_GDSCR_RMSK)
#define HWIO_GCC_PCIE_0_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_GDSCR_ADDR, m)
#define HWIO_GCC_PCIE_0_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_GDSCR_ADDR,v)
#define HWIO_GCC_PCIE_0_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_GDSCR_ADDR,m,v,HWIO_GCC_PCIE_0_GDSCR_IN)
#define HWIO_GCC_PCIE_0_GDSCR_PWR_ON_BMSK                                                             0x80000000
#define HWIO_GCC_PCIE_0_GDSCR_PWR_ON_SHFT                                                                   0x1f
#define HWIO_GCC_PCIE_0_GDSCR_GDSC_STATE_BMSK                                                         0x78000000
#define HWIO_GCC_PCIE_0_GDSCR_GDSC_STATE_SHFT                                                               0x1b
#define HWIO_GCC_PCIE_0_GDSCR_EN_REST_WAIT_BMSK                                                         0xf00000
#define HWIO_GCC_PCIE_0_GDSCR_EN_REST_WAIT_SHFT                                                             0x14
#define HWIO_GCC_PCIE_0_GDSCR_EN_FEW_WAIT_BMSK                                                           0xf0000
#define HWIO_GCC_PCIE_0_GDSCR_EN_FEW_WAIT_SHFT                                                              0x10
#define HWIO_GCC_PCIE_0_GDSCR_CLK_DIS_WAIT_BMSK                                                           0xf000
#define HWIO_GCC_PCIE_0_GDSCR_CLK_DIS_WAIT_SHFT                                                              0xc
#define HWIO_GCC_PCIE_0_GDSCR_RETAIN_FF_ENABLE_BMSK                                                        0x800
#define HWIO_GCC_PCIE_0_GDSCR_RETAIN_FF_ENABLE_SHFT                                                          0xb
#define HWIO_GCC_PCIE_0_GDSCR_RESTORE_BMSK                                                                 0x400
#define HWIO_GCC_PCIE_0_GDSCR_RESTORE_SHFT                                                                   0xa
#define HWIO_GCC_PCIE_0_GDSCR_SAVE_BMSK                                                                    0x200
#define HWIO_GCC_PCIE_0_GDSCR_SAVE_SHFT                                                                      0x9
#define HWIO_GCC_PCIE_0_GDSCR_RETAIN_BMSK                                                                  0x100
#define HWIO_GCC_PCIE_0_GDSCR_RETAIN_SHFT                                                                    0x8
#define HWIO_GCC_PCIE_0_GDSCR_EN_REST_BMSK                                                                  0x80
#define HWIO_GCC_PCIE_0_GDSCR_EN_REST_SHFT                                                                   0x7
#define HWIO_GCC_PCIE_0_GDSCR_EN_FEW_BMSK                                                                   0x40
#define HWIO_GCC_PCIE_0_GDSCR_EN_FEW_SHFT                                                                    0x6
#define HWIO_GCC_PCIE_0_GDSCR_CLAMP_IO_BMSK                                                                 0x20
#define HWIO_GCC_PCIE_0_GDSCR_CLAMP_IO_SHFT                                                                  0x5
#define HWIO_GCC_PCIE_0_GDSCR_CLK_DISABLE_BMSK                                                              0x10
#define HWIO_GCC_PCIE_0_GDSCR_CLK_DISABLE_SHFT                                                               0x4
#define HWIO_GCC_PCIE_0_GDSCR_PD_ARES_BMSK                                                                   0x8
#define HWIO_GCC_PCIE_0_GDSCR_PD_ARES_SHFT                                                                   0x3
#define HWIO_GCC_PCIE_0_GDSCR_SW_OVERRIDE_BMSK                                                               0x4
#define HWIO_GCC_PCIE_0_GDSCR_SW_OVERRIDE_SHFT                                                               0x2
#define HWIO_GCC_PCIE_0_GDSCR_HW_CONTROL_BMSK                                                                0x2
#define HWIO_GCC_PCIE_0_GDSCR_HW_CONTROL_SHFT                                                                0x1
#define HWIO_GCC_PCIE_0_GDSCR_SW_COLLAPSE_BMSK                                                               0x1
#define HWIO_GCC_PCIE_0_GDSCR_SW_COLLAPSE_SHFT                                                               0x0

#define HWIO_GCC_PCIE_0_PHY_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b00)
#define HWIO_GCC_PCIE_0_PHY_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b00)
#define HWIO_GCC_PCIE_0_PHY_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PCIE_0_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_PHY_BCR_ADDR, HWIO_GCC_PCIE_0_PHY_BCR_RMSK)
#define HWIO_GCC_PCIE_0_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PHY_BCR_ADDR, m)
#define HWIO_GCC_PCIE_0_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PHY_BCR_ADDR,v)
#define HWIO_GCC_PCIE_0_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PHY_BCR_ADDR,m,v,HWIO_GCC_PCIE_0_PHY_BCR_IN)
#define HWIO_GCC_PCIE_0_PHY_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PCIE_0_PHY_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b0c)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b0c)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCIE_0_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b14)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b14)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_RMSK                                                                0x80007ff1
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR, HWIO_GCC_PCIE_0_PIPE_CBCR_RMSK)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_PIPE_CBCR_IN)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_PCIE_0_PIPE_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_PCIE_0_PIPE_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_PCIE_0_PIPE_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_PCIE_0_PIPE_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b04)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b04)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_RMSK                                                             0xf000fff1
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR, HWIO_GCC_PCIE_0_SLV_AXI_CBCR_RMSK)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PCIE_0_AUX_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b10)
#define HWIO_GCC_PCIE_0_AUX_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b10)
#define HWIO_GCC_PCIE_0_AUX_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_PCIE_0_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR, HWIO_GCC_PCIE_0_AUX_CBCR_RMSK)
#define HWIO_GCC_PCIE_0_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_CBCR_IN)
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b08)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b08)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR, HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_RMSK)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b18)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b18)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ADDR, HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_PCIE_0_PIPE_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b1c)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b1c)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_ADDR, HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_PCIE_0_PIPE_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b2c)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b2c)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ADDR, HWIO_GCC_PCIE_0_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PCIE_0_AUX_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b30)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b30)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CFG_RCGR_ADDR, HWIO_GCC_PCIE_0_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PCIE_0_AUX_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_PCIE_0_AUX_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b34)
#define HWIO_GCC_PCIE_0_AUX_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b34)
#define HWIO_GCC_PCIE_0_AUX_M_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_0_AUX_M_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_M_ADDR, HWIO_GCC_PCIE_0_AUX_M_RMSK)
#define HWIO_GCC_PCIE_0_AUX_M_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_M_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_M_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_M_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_M_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_M_IN)
#define HWIO_GCC_PCIE_0_AUX_M_M_BMSK                                                                      0xffff
#define HWIO_GCC_PCIE_0_AUX_M_M_SHFT                                                                         0x0

#define HWIO_GCC_PCIE_0_AUX_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b38)
#define HWIO_GCC_PCIE_0_AUX_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b38)
#define HWIO_GCC_PCIE_0_AUX_N_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_0_AUX_N_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_N_ADDR, HWIO_GCC_PCIE_0_AUX_N_RMSK)
#define HWIO_GCC_PCIE_0_AUX_N_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_N_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_N_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_N_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_N_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_N_IN)
#define HWIO_GCC_PCIE_0_AUX_N_NOT_N_MINUS_M_BMSK                                                          0xffff
#define HWIO_GCC_PCIE_0_AUX_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_PCIE_0_AUX_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b3c)
#define HWIO_GCC_PCIE_0_AUX_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b3c)
#define HWIO_GCC_PCIE_0_AUX_D_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_0_AUX_D_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_D_ADDR, HWIO_GCC_PCIE_0_AUX_D_RMSK)
#define HWIO_GCC_PCIE_0_AUX_D_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_D_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_D_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_D_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_D_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_D_IN)
#define HWIO_GCC_PCIE_0_AUX_D_NOT_2D_BMSK                                                                 0xffff
#define HWIO_GCC_PCIE_0_AUX_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_PCIE_1_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b40)
#define HWIO_GCC_PCIE_1_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b40)
#define HWIO_GCC_PCIE_1_BCR_RMSK                                                                             0x1
#define HWIO_GCC_PCIE_1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_BCR_ADDR, HWIO_GCC_PCIE_1_BCR_RMSK)
#define HWIO_GCC_PCIE_1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_BCR_ADDR, m)
#define HWIO_GCC_PCIE_1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_BCR_ADDR,v)
#define HWIO_GCC_PCIE_1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_BCR_ADDR,m,v,HWIO_GCC_PCIE_1_BCR_IN)
#define HWIO_GCC_PCIE_1_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_PCIE_1_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_PCIE_1_GDSCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b44)
#define HWIO_GCC_PCIE_1_GDSCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b44)
#define HWIO_GCC_PCIE_1_GDSCR_RMSK                                                                    0xf8ffffff
#define HWIO_GCC_PCIE_1_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_GDSCR_ADDR, HWIO_GCC_PCIE_1_GDSCR_RMSK)
#define HWIO_GCC_PCIE_1_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_GDSCR_ADDR, m)
#define HWIO_GCC_PCIE_1_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_GDSCR_ADDR,v)
#define HWIO_GCC_PCIE_1_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_GDSCR_ADDR,m,v,HWIO_GCC_PCIE_1_GDSCR_IN)
#define HWIO_GCC_PCIE_1_GDSCR_PWR_ON_BMSK                                                             0x80000000
#define HWIO_GCC_PCIE_1_GDSCR_PWR_ON_SHFT                                                                   0x1f
#define HWIO_GCC_PCIE_1_GDSCR_GDSC_STATE_BMSK                                                         0x78000000
#define HWIO_GCC_PCIE_1_GDSCR_GDSC_STATE_SHFT                                                               0x1b
#define HWIO_GCC_PCIE_1_GDSCR_EN_REST_WAIT_BMSK                                                         0xf00000
#define HWIO_GCC_PCIE_1_GDSCR_EN_REST_WAIT_SHFT                                                             0x14
#define HWIO_GCC_PCIE_1_GDSCR_EN_FEW_WAIT_BMSK                                                           0xf0000
#define HWIO_GCC_PCIE_1_GDSCR_EN_FEW_WAIT_SHFT                                                              0x10
#define HWIO_GCC_PCIE_1_GDSCR_CLK_DIS_WAIT_BMSK                                                           0xf000
#define HWIO_GCC_PCIE_1_GDSCR_CLK_DIS_WAIT_SHFT                                                              0xc
#define HWIO_GCC_PCIE_1_GDSCR_RETAIN_FF_ENABLE_BMSK                                                        0x800
#define HWIO_GCC_PCIE_1_GDSCR_RETAIN_FF_ENABLE_SHFT                                                          0xb
#define HWIO_GCC_PCIE_1_GDSCR_RESTORE_BMSK                                                                 0x400
#define HWIO_GCC_PCIE_1_GDSCR_RESTORE_SHFT                                                                   0xa
#define HWIO_GCC_PCIE_1_GDSCR_SAVE_BMSK                                                                    0x200
#define HWIO_GCC_PCIE_1_GDSCR_SAVE_SHFT                                                                      0x9
#define HWIO_GCC_PCIE_1_GDSCR_RETAIN_BMSK                                                                  0x100
#define HWIO_GCC_PCIE_1_GDSCR_RETAIN_SHFT                                                                    0x8
#define HWIO_GCC_PCIE_1_GDSCR_EN_REST_BMSK                                                                  0x80
#define HWIO_GCC_PCIE_1_GDSCR_EN_REST_SHFT                                                                   0x7
#define HWIO_GCC_PCIE_1_GDSCR_EN_FEW_BMSK                                                                   0x40
#define HWIO_GCC_PCIE_1_GDSCR_EN_FEW_SHFT                                                                    0x6
#define HWIO_GCC_PCIE_1_GDSCR_CLAMP_IO_BMSK                                                                 0x20
#define HWIO_GCC_PCIE_1_GDSCR_CLAMP_IO_SHFT                                                                  0x5
#define HWIO_GCC_PCIE_1_GDSCR_CLK_DISABLE_BMSK                                                              0x10
#define HWIO_GCC_PCIE_1_GDSCR_CLK_DISABLE_SHFT                                                               0x4
#define HWIO_GCC_PCIE_1_GDSCR_PD_ARES_BMSK                                                                   0x8
#define HWIO_GCC_PCIE_1_GDSCR_PD_ARES_SHFT                                                                   0x3
#define HWIO_GCC_PCIE_1_GDSCR_SW_OVERRIDE_BMSK                                                               0x4
#define HWIO_GCC_PCIE_1_GDSCR_SW_OVERRIDE_SHFT                                                               0x2
#define HWIO_GCC_PCIE_1_GDSCR_HW_CONTROL_BMSK                                                                0x2
#define HWIO_GCC_PCIE_1_GDSCR_HW_CONTROL_SHFT                                                                0x1
#define HWIO_GCC_PCIE_1_GDSCR_SW_COLLAPSE_BMSK                                                               0x1
#define HWIO_GCC_PCIE_1_GDSCR_SW_COLLAPSE_SHFT                                                               0x0

#define HWIO_GCC_PCIE_1_PHY_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b80)
#define HWIO_GCC_PCIE_1_PHY_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b80)
#define HWIO_GCC_PCIE_1_PHY_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PCIE_1_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_BCR_ADDR, HWIO_GCC_PCIE_1_PHY_BCR_RMSK)
#define HWIO_GCC_PCIE_1_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_BCR_ADDR, m)
#define HWIO_GCC_PCIE_1_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PHY_BCR_ADDR,v)
#define HWIO_GCC_PCIE_1_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PHY_BCR_ADDR,m,v,HWIO_GCC_PCIE_1_PHY_BCR_IN)
#define HWIO_GCC_PCIE_1_PHY_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PCIE_1_PHY_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b8c)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b8c)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCIE_1_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b94)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b94)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_RMSK                                                                0x80007ff1
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR, HWIO_GCC_PCIE_1_PIPE_CBCR_RMSK)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_PIPE_CBCR_IN)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_PCIE_1_PIPE_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_PCIE_1_PIPE_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_PCIE_1_PIPE_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_PCIE_1_PIPE_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b84)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b84)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_RMSK                                                             0xf000fff1
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR, HWIO_GCC_PCIE_1_SLV_AXI_CBCR_RMSK)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PCIE_1_AUX_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b90)
#define HWIO_GCC_PCIE_1_AUX_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b90)
#define HWIO_GCC_PCIE_1_AUX_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_PCIE_1_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR, HWIO_GCC_PCIE_1_AUX_CBCR_RMSK)
#define HWIO_GCC_PCIE_1_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_CBCR_IN)
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b88)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b88)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR, HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_RMSK)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b98)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b98)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ADDR, HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_PCIE_1_PIPE_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001b9c)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001b9c)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_ADDR, HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_PCIE_1_PIPE_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bac)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bac)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ADDR, HWIO_GCC_PCIE_1_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_CMD_RCGR_IN)
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PCIE_1_AUX_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bb0)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bb0)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CFG_RCGR_ADDR, HWIO_GCC_PCIE_1_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_CFG_RCGR_IN)
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PCIE_1_AUX_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_PCIE_1_AUX_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bb4)
#define HWIO_GCC_PCIE_1_AUX_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bb4)
#define HWIO_GCC_PCIE_1_AUX_M_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_1_AUX_M_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_M_ADDR, HWIO_GCC_PCIE_1_AUX_M_RMSK)
#define HWIO_GCC_PCIE_1_AUX_M_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_M_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_M_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_M_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_M_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_M_IN)
#define HWIO_GCC_PCIE_1_AUX_M_M_BMSK                                                                      0xffff
#define HWIO_GCC_PCIE_1_AUX_M_M_SHFT                                                                         0x0

#define HWIO_GCC_PCIE_1_AUX_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bb8)
#define HWIO_GCC_PCIE_1_AUX_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bb8)
#define HWIO_GCC_PCIE_1_AUX_N_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_1_AUX_N_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_N_ADDR, HWIO_GCC_PCIE_1_AUX_N_RMSK)
#define HWIO_GCC_PCIE_1_AUX_N_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_N_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_N_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_N_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_N_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_N_IN)
#define HWIO_GCC_PCIE_1_AUX_N_NOT_N_MINUS_M_BMSK                                                          0xffff
#define HWIO_GCC_PCIE_1_AUX_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_PCIE_1_AUX_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001bbc)
#define HWIO_GCC_PCIE_1_AUX_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001bbc)
#define HWIO_GCC_PCIE_1_AUX_D_RMSK                                                                        0xffff
#define HWIO_GCC_PCIE_1_AUX_D_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_D_ADDR, HWIO_GCC_PCIE_1_AUX_D_RMSK)
#define HWIO_GCC_PCIE_1_AUX_D_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_D_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_D_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_D_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_D_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_D_IN)
#define HWIO_GCC_PCIE_1_AUX_D_NOT_2D_BMSK                                                                 0xffff
#define HWIO_GCC_PCIE_1_AUX_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_DDR_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001190)
#define HWIO_GCC_DDR_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001190)
#define HWIO_GCC_DDR_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_DDR_CMD_RCGR_ADDR, HWIO_GCC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_DDR_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_DDR_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_DDR_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001194)
#define HWIO_GCC_DDR_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001194)
#define HWIO_GCC_DDR_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_DDR_CFG_RCGR_ADDR, HWIO_GCC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_BIMC_DDR_CH0_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000011a8)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011a8)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH0_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CH0_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH0_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CH0_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CH0_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CH0_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_DDR_CH0_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_DDR_CH1_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000011ac)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011ac)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH1_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CH1_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH1_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CH1_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CH1_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CH1_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_DDR_CH1_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_GFX_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000011b0)
#define HWIO_GCC_BIMC_GFX_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011b0)
#define HWIO_GCC_BIMC_GFX_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, HWIO_GCC_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_DDR_CH_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000011b4)
#define HWIO_GCC_BIMC_DDR_CH_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011b4)
#define HWIO_GCC_BIMC_DDR_CH_MISC_RMSK                                                                       0x3
#define HWIO_GCC_BIMC_DDR_CH_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH_MISC_ADDR, HWIO_GCC_BIMC_DDR_CH_MISC_RMSK)
#define HWIO_GCC_BIMC_DDR_CH_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CH_MISC_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CH_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CH_MISC_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CH_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CH_MISC_ADDR,m,v,HWIO_GCC_BIMC_DDR_CH_MISC_IN)
#define HWIO_GCC_BIMC_DDR_CH_MISC_BIMC_DDR_CH1_ARES_BMSK                                                     0x2
#define HWIO_GCC_BIMC_DDR_CH_MISC_BIMC_DDR_CH1_ARES_SHFT                                                     0x1
#define HWIO_GCC_BIMC_DDR_CH_MISC_BIMC_DDR_CH0_ARES_BMSK                                                     0x1
#define HWIO_GCC_BIMC_DDR_CH_MISC_BIMC_DDR_CH0_ARES_SHFT                                                     0x0

#define HWIO_GCC_DDR_PHY_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000011b8)
#define HWIO_GCC_DDR_PHY_MISC_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011b8)
#define HWIO_GCC_DDR_PHY_MISC_RMSK                                                                           0x3
#define HWIO_GCC_DDR_PHY_MISC_IN          \
        in_dword_masked(HWIO_GCC_DDR_PHY_MISC_ADDR, HWIO_GCC_DDR_PHY_MISC_RMSK)
#define HWIO_GCC_DDR_PHY_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_PHY_MISC_ADDR, m)
#define HWIO_GCC_DDR_PHY_MISC_OUT(v)      \
        out_dword(HWIO_GCC_DDR_PHY_MISC_ADDR,v)
#define HWIO_GCC_DDR_PHY_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_PHY_MISC_ADDR,m,v,HWIO_GCC_DDR_PHY_MISC_IN)
#define HWIO_GCC_DDR_PHY_MISC_DDR_PHY_CH1_ARES_BMSK                                                          0x2
#define HWIO_GCC_DDR_PHY_MISC_DDR_PHY_CH1_ARES_SHFT                                                          0x1
#define HWIO_GCC_DDR_PHY_MISC_DDR_PHY_CH0_ARES_BMSK                                                          0x1
#define HWIO_GCC_DDR_PHY_MISC_DDR_PHY_CH0_ARES_SHFT                                                          0x0

#define HWIO_GCC_CH0_DLL0_USER_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e40)
#define HWIO_GCC_CH0_DLL0_USER_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e40)
#define HWIO_GCC_CH0_DLL0_USER_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH0_DLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL0_USER_CTL_ADDR, HWIO_GCC_CH0_DLL0_USER_CTL_RMSK)
#define HWIO_GCC_CH0_DLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL0_USER_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL0_USER_CTL_IN)
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_BMSK                                           0x80
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_SHFT                                            0x7
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_DELAYLINE_BMSK                                                    0x40
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_DELAYLINE_SHFT                                                     0x6
#define HWIO_GCC_CH0_DLL0_USER_CTL_HIGH_FREQUENCY_MODE_BMSK                                                 0x20
#define HWIO_GCC_CH0_DLL0_USER_CTL_HIGH_FREQUENCY_MODE_SHFT                                                  0x5
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_REGULATOR_MODE_BMSK                                               0x10
#define HWIO_GCC_CH0_DLL0_USER_CTL_BYPASS_REGULATOR_MODE_SHFT                                                0x4
#define HWIO_GCC_CH0_DLL0_USER_CTL_TRANSMITTER_MODE_BMSK                                                     0x8
#define HWIO_GCC_CH0_DLL0_USER_CTL_TRANSMITTER_MODE_SHFT                                                     0x3
#define HWIO_GCC_CH0_DLL0_USER_CTL_DELAYLINE_POWER_MODE_BMSK                                                 0x4
#define HWIO_GCC_CH0_DLL0_USER_CTL_DELAYLINE_POWER_MODE_SHFT                                                 0x2
#define HWIO_GCC_CH0_DLL0_USER_CTL_FEEDBACK_DELAYLINE_BMSK                                                   0x2
#define HWIO_GCC_CH0_DLL0_USER_CTL_FEEDBACK_DELAYLINE_SHFT                                                   0x1
#define HWIO_GCC_CH0_DLL0_USER_CTL_DELAY_RANGE_BMSK                                                          0x1
#define HWIO_GCC_CH0_DLL0_USER_CTL_DELAY_RANGE_SHFT                                                          0x0

#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e44)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e44)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_RMSK                                                                 0xffff
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL0_CONFIG_CTL_ADDR, HWIO_GCC_CH0_DLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL0_CONFIG_CTL_IN)
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_DELAY_VALUE_SELECT_BMSK                                              0xfc00
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_DELAY_VALUE_SELECT_SHFT                                                 0xa
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_BMSK                                           0x200
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_SHFT                                             0x9
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_BMSK                                       0x1e0
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_SHFT                                         0x5
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_WAIT_TIME_BMSK                                                         0x18
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_WAIT_TIME_SHFT                                                          0x3
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_AVERAGE_CYCLES_BMSK                                                     0x6
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_AVERAGE_CYCLES_SHFT                                                     0x1
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_BMSK                                              0x1
#define HWIO_GCC_CH0_DLL0_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_SHFT                                              0x0

#define HWIO_GCC_CH0_DLL0_TEST_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e48)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e48)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH0_DLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL0_TEST_CTL_ADDR, HWIO_GCC_CH0_DLL0_TEST_CTL_RMSK)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL0_TEST_CTL_IN)
#define HWIO_GCC_CH0_DLL0_TEST_CTL_ATEST_ENABLE_BMSK                                                        0x80
#define HWIO_GCC_CH0_DLL0_TEST_CTL_ATEST_ENABLE_SHFT                                                         0x7
#define HWIO_GCC_CH0_DLL0_TEST_CTL_TEST_MISC_BMSK                                                           0x60
#define HWIO_GCC_CH0_DLL0_TEST_CTL_TEST_MISC_SHFT                                                            0x5
#define HWIO_GCC_CH0_DLL0_TEST_CTL_DTEST_SELECT_BMSK                                                        0x1c
#define HWIO_GCC_CH0_DLL0_TEST_CTL_DTEST_SELECT_SHFT                                                         0x2
#define HWIO_GCC_CH0_DLL0_TEST_CTL_TEST_DELAY_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_CH0_DLL0_TEST_CTL_TEST_DELAY_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_CH0_DLL0_TEST_CTL_OSCILLATOTR_MODE_BMSK                                                     0x1
#define HWIO_GCC_CH0_DLL0_TEST_CTL_OSCILLATOTR_MODE_SHFT                                                     0x0

#define HWIO_GCC_CH0_DLL0_STATUS_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e4c)
#define HWIO_GCC_CH0_DLL0_STATUS_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e4c)
#define HWIO_GCC_CH0_DLL0_STATUS_RMSK                                                                      0x3ff
#define HWIO_GCC_CH0_DLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL0_STATUS_ADDR, HWIO_GCC_CH0_DLL0_STATUS_RMSK)
#define HWIO_GCC_CH0_DLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL0_STATUS_ADDR, m)
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_READY_BMSK                                                            0x200
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_READY_SHFT                                                              0x9
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_LOCK_BMSK                                                             0x100
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_LOCK_SHFT                                                               0x8
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_STATUS_BMSK                                                            0xff
#define HWIO_GCC_CH0_DLL0_STATUS_DLL_STATUS_SHFT                                                             0x0

#define HWIO_GCC_CH0_DLL1_USER_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e50)
#define HWIO_GCC_CH0_DLL1_USER_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e50)
#define HWIO_GCC_CH0_DLL1_USER_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH0_DLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL1_USER_CTL_ADDR, HWIO_GCC_CH0_DLL1_USER_CTL_RMSK)
#define HWIO_GCC_CH0_DLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL1_USER_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL1_USER_CTL_IN)
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_BMSK                                           0x80
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_SHFT                                            0x7
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_DELAYLINE_BMSK                                                    0x40
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_DELAYLINE_SHFT                                                     0x6
#define HWIO_GCC_CH0_DLL1_USER_CTL_HIGH_FREQUENCY_MODE_BMSK                                                 0x20
#define HWIO_GCC_CH0_DLL1_USER_CTL_HIGH_FREQUENCY_MODE_SHFT                                                  0x5
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_REGULATOR_MODE_BMSK                                               0x10
#define HWIO_GCC_CH0_DLL1_USER_CTL_BYPASS_REGULATOR_MODE_SHFT                                                0x4
#define HWIO_GCC_CH0_DLL1_USER_CTL_TRANSMITTER_MODE_BMSK                                                     0x8
#define HWIO_GCC_CH0_DLL1_USER_CTL_TRANSMITTER_MODE_SHFT                                                     0x3
#define HWIO_GCC_CH0_DLL1_USER_CTL_DELAYLINE_POWER_MODE_BMSK                                                 0x4
#define HWIO_GCC_CH0_DLL1_USER_CTL_DELAYLINE_POWER_MODE_SHFT                                                 0x2
#define HWIO_GCC_CH0_DLL1_USER_CTL_FEEDBACK_DELAYLINE_BMSK                                                   0x2
#define HWIO_GCC_CH0_DLL1_USER_CTL_FEEDBACK_DELAYLINE_SHFT                                                   0x1
#define HWIO_GCC_CH0_DLL1_USER_CTL_DELAY_RANGE_BMSK                                                          0x1
#define HWIO_GCC_CH0_DLL1_USER_CTL_DELAY_RANGE_SHFT                                                          0x0

#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e54)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e54)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_RMSK                                                                 0xffff
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL1_CONFIG_CTL_ADDR, HWIO_GCC_CH0_DLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL1_CONFIG_CTL_IN)
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_DELAY_VALUE_SELECT_BMSK                                              0xfc00
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_DELAY_VALUE_SELECT_SHFT                                                 0xa
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_BMSK                                           0x200
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_SHFT                                             0x9
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_BMSK                                       0x1e0
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_SHFT                                         0x5
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_WAIT_TIME_BMSK                                                         0x18
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_WAIT_TIME_SHFT                                                          0x3
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_AVERAGE_CYCLES_BMSK                                                     0x6
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_AVERAGE_CYCLES_SHFT                                                     0x1
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_BMSK                                              0x1
#define HWIO_GCC_CH0_DLL1_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_SHFT                                              0x0

#define HWIO_GCC_CH0_DLL1_TEST_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e58)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e58)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH0_DLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL1_TEST_CTL_ADDR, HWIO_GCC_CH0_DLL1_TEST_CTL_RMSK)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH0_DLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH0_DLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_CH0_DLL1_TEST_CTL_IN)
#define HWIO_GCC_CH0_DLL1_TEST_CTL_ATEST_ENABLE_BMSK                                                        0x80
#define HWIO_GCC_CH0_DLL1_TEST_CTL_ATEST_ENABLE_SHFT                                                         0x7
#define HWIO_GCC_CH0_DLL1_TEST_CTL_TEST_MISC_BMSK                                                           0x60
#define HWIO_GCC_CH0_DLL1_TEST_CTL_TEST_MISC_SHFT                                                            0x5
#define HWIO_GCC_CH0_DLL1_TEST_CTL_DTEST_SELECT_BMSK                                                        0x1c
#define HWIO_GCC_CH0_DLL1_TEST_CTL_DTEST_SELECT_SHFT                                                         0x2
#define HWIO_GCC_CH0_DLL1_TEST_CTL_TEST_DELAY_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_CH0_DLL1_TEST_CTL_TEST_DELAY_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_CH0_DLL1_TEST_CTL_OSCILLATOTR_MODE_BMSK                                                     0x1
#define HWIO_GCC_CH0_DLL1_TEST_CTL_OSCILLATOTR_MODE_SHFT                                                     0x0

#define HWIO_GCC_CH0_DLL1_STATUS_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e5c)
#define HWIO_GCC_CH0_DLL1_STATUS_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e5c)
#define HWIO_GCC_CH0_DLL1_STATUS_RMSK                                                                      0x3ff
#define HWIO_GCC_CH0_DLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CH0_DLL1_STATUS_ADDR, HWIO_GCC_CH0_DLL1_STATUS_RMSK)
#define HWIO_GCC_CH0_DLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CH0_DLL1_STATUS_ADDR, m)
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_READY_BMSK                                                            0x200
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_READY_SHFT                                                              0x9
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_LOCK_BMSK                                                             0x100
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_LOCK_SHFT                                                               0x8
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_STATUS_BMSK                                                            0xff
#define HWIO_GCC_CH0_DLL1_STATUS_DLL_STATUS_SHFT                                                             0x0

#define HWIO_GCC_CH1_DLL0_USER_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e60)
#define HWIO_GCC_CH1_DLL0_USER_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e60)
#define HWIO_GCC_CH1_DLL0_USER_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH1_DLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL0_USER_CTL_ADDR, HWIO_GCC_CH1_DLL0_USER_CTL_RMSK)
#define HWIO_GCC_CH1_DLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL0_USER_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL0_USER_CTL_IN)
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_BMSK                                           0x80
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_SHFT                                            0x7
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_DELAYLINE_BMSK                                                    0x40
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_DELAYLINE_SHFT                                                     0x6
#define HWIO_GCC_CH1_DLL0_USER_CTL_HIGH_FREQUENCY_MODE_BMSK                                                 0x20
#define HWIO_GCC_CH1_DLL0_USER_CTL_HIGH_FREQUENCY_MODE_SHFT                                                  0x5
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_REGULATOR_MODE_BMSK                                               0x10
#define HWIO_GCC_CH1_DLL0_USER_CTL_BYPASS_REGULATOR_MODE_SHFT                                                0x4
#define HWIO_GCC_CH1_DLL0_USER_CTL_TRANSMITTER_MODE_BMSK                                                     0x8
#define HWIO_GCC_CH1_DLL0_USER_CTL_TRANSMITTER_MODE_SHFT                                                     0x3
#define HWIO_GCC_CH1_DLL0_USER_CTL_DELAYLINE_POWER_MODE_BMSK                                                 0x4
#define HWIO_GCC_CH1_DLL0_USER_CTL_DELAYLINE_POWER_MODE_SHFT                                                 0x2
#define HWIO_GCC_CH1_DLL0_USER_CTL_FEEDBACK_DELAYLINE_BMSK                                                   0x2
#define HWIO_GCC_CH1_DLL0_USER_CTL_FEEDBACK_DELAYLINE_SHFT                                                   0x1
#define HWIO_GCC_CH1_DLL0_USER_CTL_DELAY_RANGE_BMSK                                                          0x1
#define HWIO_GCC_CH1_DLL0_USER_CTL_DELAY_RANGE_SHFT                                                          0x0

#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e64)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e64)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_RMSK                                                                 0xffff
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL0_CONFIG_CTL_ADDR, HWIO_GCC_CH1_DLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL0_CONFIG_CTL_IN)
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_DELAY_VALUE_SELECT_BMSK                                              0xfc00
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_DELAY_VALUE_SELECT_SHFT                                                 0xa
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_BMSK                                           0x200
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_SHFT                                             0x9
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_BMSK                                       0x1e0
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_SHFT                                         0x5
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_WAIT_TIME_BMSK                                                         0x18
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_WAIT_TIME_SHFT                                                          0x3
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_AVERAGE_CYCLES_BMSK                                                     0x6
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_AVERAGE_CYCLES_SHFT                                                     0x1
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_BMSK                                              0x1
#define HWIO_GCC_CH1_DLL0_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_SHFT                                              0x0

#define HWIO_GCC_CH1_DLL0_TEST_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e68)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e68)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH1_DLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL0_TEST_CTL_ADDR, HWIO_GCC_CH1_DLL0_TEST_CTL_RMSK)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL0_TEST_CTL_IN)
#define HWIO_GCC_CH1_DLL0_TEST_CTL_ATEST_ENABLE_BMSK                                                        0x80
#define HWIO_GCC_CH1_DLL0_TEST_CTL_ATEST_ENABLE_SHFT                                                         0x7
#define HWIO_GCC_CH1_DLL0_TEST_CTL_TEST_MISC_BMSK                                                           0x60
#define HWIO_GCC_CH1_DLL0_TEST_CTL_TEST_MISC_SHFT                                                            0x5
#define HWIO_GCC_CH1_DLL0_TEST_CTL_DTEST_SELECT_BMSK                                                        0x1c
#define HWIO_GCC_CH1_DLL0_TEST_CTL_DTEST_SELECT_SHFT                                                         0x2
#define HWIO_GCC_CH1_DLL0_TEST_CTL_TEST_DELAY_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_CH1_DLL0_TEST_CTL_TEST_DELAY_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_CH1_DLL0_TEST_CTL_OSCILLATOTR_MODE_BMSK                                                     0x1
#define HWIO_GCC_CH1_DLL0_TEST_CTL_OSCILLATOTR_MODE_SHFT                                                     0x0

#define HWIO_GCC_CH1_DLL0_STATUS_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e6c)
#define HWIO_GCC_CH1_DLL0_STATUS_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e6c)
#define HWIO_GCC_CH1_DLL0_STATUS_RMSK                                                                      0x3ff
#define HWIO_GCC_CH1_DLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL0_STATUS_ADDR, HWIO_GCC_CH1_DLL0_STATUS_RMSK)
#define HWIO_GCC_CH1_DLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL0_STATUS_ADDR, m)
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_READY_BMSK                                                            0x200
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_READY_SHFT                                                              0x9
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_LOCK_BMSK                                                             0x100
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_LOCK_SHFT                                                               0x8
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_STATUS_BMSK                                                            0xff
#define HWIO_GCC_CH1_DLL0_STATUS_DLL_STATUS_SHFT                                                             0x0

#define HWIO_GCC_CH1_DLL1_USER_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e70)
#define HWIO_GCC_CH1_DLL1_USER_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e70)
#define HWIO_GCC_CH1_DLL1_USER_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH1_DLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL1_USER_CTL_ADDR, HWIO_GCC_CH1_DLL1_USER_CTL_RMSK)
#define HWIO_GCC_CH1_DLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL1_USER_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL1_USER_CTL_IN)
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_BMSK                                           0x80
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_FEEDBACK_DELAYLINE_SHFT                                            0x7
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_DELAYLINE_BMSK                                                    0x40
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_DELAYLINE_SHFT                                                     0x6
#define HWIO_GCC_CH1_DLL1_USER_CTL_HIGH_FREQUENCY_MODE_BMSK                                                 0x20
#define HWIO_GCC_CH1_DLL1_USER_CTL_HIGH_FREQUENCY_MODE_SHFT                                                  0x5
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_REGULATOR_MODE_BMSK                                               0x10
#define HWIO_GCC_CH1_DLL1_USER_CTL_BYPASS_REGULATOR_MODE_SHFT                                                0x4
#define HWIO_GCC_CH1_DLL1_USER_CTL_TRANSMITTER_MODE_BMSK                                                     0x8
#define HWIO_GCC_CH1_DLL1_USER_CTL_TRANSMITTER_MODE_SHFT                                                     0x3
#define HWIO_GCC_CH1_DLL1_USER_CTL_DELAYLINE_POWER_MODE_BMSK                                                 0x4
#define HWIO_GCC_CH1_DLL1_USER_CTL_DELAYLINE_POWER_MODE_SHFT                                                 0x2
#define HWIO_GCC_CH1_DLL1_USER_CTL_FEEDBACK_DELAYLINE_BMSK                                                   0x2
#define HWIO_GCC_CH1_DLL1_USER_CTL_FEEDBACK_DELAYLINE_SHFT                                                   0x1
#define HWIO_GCC_CH1_DLL1_USER_CTL_DELAY_RANGE_BMSK                                                          0x1
#define HWIO_GCC_CH1_DLL1_USER_CTL_DELAY_RANGE_SHFT                                                          0x0

#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e74)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e74)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_RMSK                                                                 0xffff
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL1_CONFIG_CTL_ADDR, HWIO_GCC_CH1_DLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL1_CONFIG_CTL_IN)
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_DELAY_VALUE_SELECT_BMSK                                              0xfc00
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_DELAY_VALUE_SELECT_SHFT                                                 0xa
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_BMSK                                           0x200
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_EXTERNAL_DELAY_CONTROL_SHFT                                             0x9
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_BMSK                                       0x1e0
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_TRANSCEIVER_DRIVE_STRENGTH_SHFT                                         0x5
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_WAIT_TIME_BMSK                                                         0x18
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_WAIT_TIME_SHFT                                                          0x3
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_AVERAGE_CYCLES_BMSK                                                     0x6
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_AVERAGE_CYCLES_SHFT                                                     0x1
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_BMSK                                              0x1
#define HWIO_GCC_CH1_DLL1_CONFIG_CTL_EXTERNAL_LOOP_CONTROL_SHFT                                              0x0

#define HWIO_GCC_CH1_DLL1_TEST_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e78)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e78)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_RMSK                                                                     0xff
#define HWIO_GCC_CH1_DLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL1_TEST_CTL_ADDR, HWIO_GCC_CH1_DLL1_TEST_CTL_RMSK)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CH1_DLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CH1_DLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_CH1_DLL1_TEST_CTL_IN)
#define HWIO_GCC_CH1_DLL1_TEST_CTL_ATEST_ENABLE_BMSK                                                        0x80
#define HWIO_GCC_CH1_DLL1_TEST_CTL_ATEST_ENABLE_SHFT                                                         0x7
#define HWIO_GCC_CH1_DLL1_TEST_CTL_TEST_MISC_BMSK                                                           0x60
#define HWIO_GCC_CH1_DLL1_TEST_CTL_TEST_MISC_SHFT                                                            0x5
#define HWIO_GCC_CH1_DLL1_TEST_CTL_DTEST_SELECT_BMSK                                                        0x1c
#define HWIO_GCC_CH1_DLL1_TEST_CTL_DTEST_SELECT_SHFT                                                         0x2
#define HWIO_GCC_CH1_DLL1_TEST_CTL_TEST_DELAY_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_CH1_DLL1_TEST_CTL_TEST_DELAY_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_CH1_DLL1_TEST_CTL_OSCILLATOTR_MODE_BMSK                                                     0x1
#define HWIO_GCC_CH1_DLL1_TEST_CTL_OSCILLATOTR_MODE_SHFT                                                     0x0

#define HWIO_GCC_CH1_DLL1_STATUS_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e7c)
#define HWIO_GCC_CH1_DLL1_STATUS_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e7c)
#define HWIO_GCC_CH1_DLL1_STATUS_RMSK                                                                      0x3ff
#define HWIO_GCC_CH1_DLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CH1_DLL1_STATUS_ADDR, HWIO_GCC_CH1_DLL1_STATUS_RMSK)
#define HWIO_GCC_CH1_DLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CH1_DLL1_STATUS_ADDR, m)
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_READY_BMSK                                                            0x200
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_READY_SHFT                                                              0x9
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_LOCK_BMSK                                                             0x100
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_LOCK_SHFT                                                               0x8
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_STATUS_BMSK                                                            0xff
#define HWIO_GCC_CH1_DLL1_STATUS_DLL_STATUS_SHFT                                                             0x0

#define HWIO_GCC_OBT_ODT_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cc0)
#define HWIO_GCC_OBT_ODT_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cc0)
#define HWIO_GCC_OBT_ODT_BCR_RMSK                                                                            0x1
#define HWIO_GCC_OBT_ODT_BCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, HWIO_GCC_OBT_ODT_BCR_RMSK)
#define HWIO_GCC_OBT_ODT_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_BCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_BCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_BCR_ADDR,m,v,HWIO_GCC_OBT_ODT_BCR_IN)
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_OBT_ODT_CFG_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cc4)
#define HWIO_GCC_OBT_ODT_CFG_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cc4)
#define HWIO_GCC_OBT_ODT_CFG_RMSK                                                                           0x3f
#define HWIO_GCC_OBT_ODT_CFG_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, HWIO_GCC_OBT_ODT_CFG_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_IN)
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_BMSK                                                                 0x20
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_SHFT                                                                  0x5
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_BMSK                                                                   0x10
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_SHFT                                                                    0x4
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_BMSK                                                                    0x8
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_SHFT                                                                    0x3
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_BMSK                                                               0x6
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_SHFT                                                               0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_BMSK                                                      0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_SHFT                                                      0x0

#define HWIO_GCC_OBT_EN_TIMER_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cc8)
#define HWIO_GCC_OBT_EN_TIMER_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cc8)
#define HWIO_GCC_OBT_EN_TIMER_RMSK                                                                       0xfffff
#define HWIO_GCC_OBT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, HWIO_GCC_OBT_EN_TIMER_RMSK)
#define HWIO_GCC_OBT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, m)
#define HWIO_GCC_OBT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_OBT_EN_TIMER_ADDR,v)
#define HWIO_GCC_OBT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_EN_TIMER_ADDR,m,v,HWIO_GCC_OBT_EN_TIMER_IN)
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                        0xfffff
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                            0x0

#define HWIO_GCC_VTT_EN_TIMER_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ccc)
#define HWIO_GCC_VTT_EN_TIMER_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ccc)
#define HWIO_GCC_VTT_EN_TIMER_RMSK                                                                       0xfffff
#define HWIO_GCC_VTT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, HWIO_GCC_VTT_EN_TIMER_RMSK)
#define HWIO_GCC_VTT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, m)
#define HWIO_GCC_VTT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VTT_EN_TIMER_ADDR,v)
#define HWIO_GCC_VTT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VTT_EN_TIMER_ADDR,m,v,HWIO_GCC_VTT_EN_TIMER_IN)
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                        0xfffff
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                            0x0

#define HWIO_GCC_VREF_EN_TIMER_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cd0)
#define HWIO_GCC_VREF_EN_TIMER_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cd0)
#define HWIO_GCC_VREF_EN_TIMER_RMSK                                                                     0x3fffff
#define HWIO_GCC_VREF_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, HWIO_GCC_VREF_EN_TIMER_RMSK)
#define HWIO_GCC_VREF_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, m)
#define HWIO_GCC_VREF_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VREF_EN_TIMER_ADDR,v)
#define HWIO_GCC_VREF_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VREF_EN_TIMER_ADDR,m,v,HWIO_GCC_VREF_EN_TIMER_IN)
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_BMSK                                                           0x300000
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_SHFT                                                               0x14
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                       0xfffff
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                           0x0

#define HWIO_GCC_PVC_DATA_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cd4)
#define HWIO_GCC_PVC_DATA_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cd4)
#define HWIO_GCC_PVC_DATA_RMSK                                                                        0xffffffff
#define HWIO_GCC_PVC_DATA_IN          \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, HWIO_GCC_PVC_DATA_RMSK)
#define HWIO_GCC_PVC_DATA_INM(m)      \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, m)
#define HWIO_GCC_PVC_DATA_OUT(v)      \
        out_dword(HWIO_GCC_PVC_DATA_ADDR,v)
#define HWIO_GCC_PVC_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PVC_DATA_ADDR,m,v,HWIO_GCC_PVC_DATA_IN)
#define HWIO_GCC_PVC_DATA_DATA3_BMSK                                                                  0xff000000
#define HWIO_GCC_PVC_DATA_DATA3_SHFT                                                                        0x18
#define HWIO_GCC_PVC_DATA_DATA2_BMSK                                                                    0xff0000
#define HWIO_GCC_PVC_DATA_DATA2_SHFT                                                                        0x10
#define HWIO_GCC_PVC_DATA_DATA1_BMSK                                                                      0xff00
#define HWIO_GCC_PVC_DATA_DATA1_SHFT                                                                         0x8
#define HWIO_GCC_PVC_DATA_DATA0_BMSK                                                                        0xff
#define HWIO_GCC_PVC_DATA_DATA0_SHFT                                                                         0x0

#define HWIO_GCC_OBT_ODT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cd8)
#define HWIO_GCC_OBT_ODT_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cd8)
#define HWIO_GCC_OBT_ODT_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_OBT_ODT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, HWIO_GCC_OBT_ODT_CBCR_RMSK)
#define HWIO_GCC_OBT_ODT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CBCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CBCR_ADDR,m,v,HWIO_GCC_OBT_ODT_CBCR_IN)
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001cdc)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001cdc)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_OBT_ODT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CMD_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ce0)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ce0)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_CE3_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d00)
#define HWIO_GCC_CE3_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d00)
#define HWIO_GCC_CE3_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE3_BCR_ADDR, HWIO_GCC_CE3_BCR_RMSK)
#define HWIO_GCC_CE3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_BCR_ADDR, m)
#define HWIO_GCC_CE3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE3_BCR_ADDR,v)
#define HWIO_GCC_CE3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE3_BCR_ADDR,m,v,HWIO_GCC_CE3_BCR_IN)
#define HWIO_GCC_CE3_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE3_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_CE3_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d10)
#define HWIO_GCC_CE3_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d10)
#define HWIO_GCC_CE3_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE3_CMD_RCGR_ADDR, HWIO_GCC_CE3_CMD_RCGR_RMSK)
#define HWIO_GCC_CE3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE3_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE3_CMD_RCGR_IN)
#define HWIO_GCC_CE3_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE3_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE3_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE3_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE3_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE3_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_GCC_CE3_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d14)
#define HWIO_GCC_CE3_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d14)
#define HWIO_GCC_CE3_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE3_CFG_RCGR_ADDR, HWIO_GCC_CE3_CFG_RCGR_RMSK)
#define HWIO_GCC_CE3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE3_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE3_CFG_RCGR_IN)
#define HWIO_GCC_CE3_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE3_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE3_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE3_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_GCC_CE3_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d04)
#define HWIO_GCC_CE3_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d04)
#define HWIO_GCC_CE3_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE3_CBCR_ADDR, HWIO_GCC_CE3_CBCR_RMSK)
#define HWIO_GCC_CE3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_CBCR_ADDR, m)
#define HWIO_GCC_CE3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE3_CBCR_ADDR,v)
#define HWIO_GCC_CE3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE3_CBCR_ADDR,m,v,HWIO_GCC_CE3_CBCR_IN)
#define HWIO_GCC_CE3_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE3_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE3_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE3_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE3_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE3_CBCR_SLEEP_SHFT                                                                         0x4

#define HWIO_GCC_CE3_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d08)
#define HWIO_GCC_CE3_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d08)
#define HWIO_GCC_CE3_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE3_AXI_CBCR_ADDR, HWIO_GCC_CE3_AXI_CBCR_RMSK)
#define HWIO_GCC_CE3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE3_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE3_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE3_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d0c)
#define HWIO_GCC_CE3_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d0c)
#define HWIO_GCC_CE3_AHB_CBCR_RMSK                                                                    0xf0008000
#define HWIO_GCC_CE3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE3_AHB_CBCR_ADDR, HWIO_GCC_CE3_AHB_CBCR_RMSK)
#define HWIO_GCC_CE3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE3_AHB_CBCR_IN)
#define HWIO_GCC_CE3_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE3_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_CE3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_CE3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf

#define HWIO_GCC_UFS_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d40)
#define HWIO_GCC_UFS_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d40)
#define HWIO_GCC_UFS_BCR_RMSK                                                                                0x1
#define HWIO_GCC_UFS_BCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, HWIO_GCC_UFS_BCR_RMSK)
#define HWIO_GCC_UFS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, m)
#define HWIO_GCC_UFS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_BCR_ADDR,v)
#define HWIO_GCC_UFS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_BCR_ADDR,m,v,HWIO_GCC_UFS_BCR_IN)
#define HWIO_GCC_UFS_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_UFS_BCR_BLK_ARES_SHFT                                                                       0x0

#define HWIO_GCC_UFS_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d44)
#define HWIO_GCC_UFS_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d44)
#define HWIO_GCC_UFS_AXI_CBCR_RMSK                                                                    0x80007ff1
#define HWIO_GCC_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, HWIO_GCC_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_UFS_AXI_CBCR_IN)
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_UFS_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d48)
#define HWIO_GCC_UFS_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d48)
#define HWIO_GCC_UFS_AHB_CBCR_RMSK                                                                    0xf0008001
#define HWIO_GCC_UFS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, HWIO_GCC_UFS_AHB_CBCR_RMSK)
#define HWIO_GCC_UFS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_AHB_CBCR_IN)
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                           0x70000000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                                 0x1c
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_UFS_TX_CFG_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d4c)
#define HWIO_GCC_UFS_TX_CFG_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d4c)
#define HWIO_GCC_UFS_TX_CFG_CBCR_RMSK                                                                 0x800f0001
#define HWIO_GCC_UFS_TX_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_CFG_CBCR_ADDR, HWIO_GCC_UFS_TX_CFG_CBCR_RMSK)
#define HWIO_GCC_UFS_TX_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_CFG_CBCR_ADDR, m)
#define HWIO_GCC_UFS_TX_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_CFG_CBCR_ADDR,v)
#define HWIO_GCC_UFS_TX_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_CFG_CBCR_ADDR,m,v,HWIO_GCC_UFS_TX_CFG_CBCR_IN)
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_DIV_BMSK                                                            0xf0000
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_DIV_SHFT                                                               0x10
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_UFS_TX_CFG_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_UFS_RX_CFG_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d50)
#define HWIO_GCC_UFS_RX_CFG_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d50)
#define HWIO_GCC_UFS_RX_CFG_CBCR_RMSK                                                                 0x800f0001
#define HWIO_GCC_UFS_RX_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_CFG_CBCR_ADDR, HWIO_GCC_UFS_RX_CFG_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_CFG_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_CFG_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_CFG_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_CFG_CBCR_IN)
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_DIV_BMSK                                                            0xf0000
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_DIV_SHFT                                                               0x10
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_UFS_RX_CFG_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d54)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d54)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d58)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d58)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_ADDR, HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_TX_SYMBOL_1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d5c)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d5c)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d60)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d60)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d64)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d64)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_UFS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_BMSK                                                              0x40
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_SHFT                                                               0x6
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_BMSK                                                              0x20
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_SHFT                                                               0x5
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d68)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d68)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_UFS_AXI_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d6c)
#define HWIO_GCC_UFS_AXI_M_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d6c)
#define HWIO_GCC_UFS_AXI_M_RMSK                                                                             0xff
#define HWIO_GCC_UFS_AXI_M_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, HWIO_GCC_UFS_AXI_M_RMSK)
#define HWIO_GCC_UFS_AXI_M_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, m)
#define HWIO_GCC_UFS_AXI_M_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_M_ADDR,v)
#define HWIO_GCC_UFS_AXI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_M_ADDR,m,v,HWIO_GCC_UFS_AXI_M_IN)
#define HWIO_GCC_UFS_AXI_M_M_BMSK                                                                           0xff
#define HWIO_GCC_UFS_AXI_M_M_SHFT                                                                            0x0

#define HWIO_GCC_UFS_AXI_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d70)
#define HWIO_GCC_UFS_AXI_N_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d70)
#define HWIO_GCC_UFS_AXI_N_RMSK                                                                             0xff
#define HWIO_GCC_UFS_AXI_N_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, HWIO_GCC_UFS_AXI_N_RMSK)
#define HWIO_GCC_UFS_AXI_N_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, m)
#define HWIO_GCC_UFS_AXI_N_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_N_ADDR,v)
#define HWIO_GCC_UFS_AXI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_N_ADDR,m,v,HWIO_GCC_UFS_AXI_N_IN)
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_UFS_AXI_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d74)
#define HWIO_GCC_UFS_AXI_D_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d74)
#define HWIO_GCC_UFS_AXI_D_RMSK                                                                             0xff
#define HWIO_GCC_UFS_AXI_D_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, HWIO_GCC_UFS_AXI_D_RMSK)
#define HWIO_GCC_UFS_AXI_D_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, m)
#define HWIO_GCC_UFS_AXI_D_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_D_ADDR,v)
#define HWIO_GCC_UFS_AXI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_D_ADDR,m,v,HWIO_GCC_UFS_AXI_D_IN)
#define HWIO_GCC_UFS_AXI_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_UFS_AXI_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d78)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d78)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK                                                                 0x300
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                         0x300
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                           0x8

#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d7c)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d7c)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_RMSK                                                                 0x300
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_1_MISC_ADDR, HWIO_GCC_UFS_TX_SYMBOL_1_MISC_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_1_MISC_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_1_MISC_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_1_MISC_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_1_MISC_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_SRC_SEL_BMSK                                                         0x300
#define HWIO_GCC_UFS_TX_SYMBOL_1_MISC_SRC_SEL_SHFT                                                           0x8

#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d80)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d80)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK                                                                 0x300
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                         0x300
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                           0x8

#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001d84)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001d84)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK                                                                 0x300
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_BMSK                                                         0x300
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_SHFT                                                           0x8

#define HWIO_GCC_PCIE_0_PHY_LDO_EN_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e00)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e00)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_RMSK                                                                      0x1
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_IN          \
        in_dword_masked(HWIO_GCC_PCIE_0_PHY_LDO_EN_ADDR, HWIO_GCC_PCIE_0_PHY_LDO_EN_RMSK)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PHY_LDO_EN_ADDR, m)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PHY_LDO_EN_ADDR,v)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PHY_LDO_EN_ADDR,m,v,HWIO_GCC_PCIE_0_PHY_LDO_EN_IN)
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_LDO_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PCIE_0_PHY_LDO_EN_LDO_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_PCIE_1_PHY_LDO_EN_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e04)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e04)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_RMSK                                                                      0x1
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_IN          \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_LDO_EN_ADDR, HWIO_GCC_PCIE_1_PHY_LDO_EN_RMSK)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_LDO_EN_ADDR, m)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PHY_LDO_EN_ADDR,v)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PHY_LDO_EN_ADDR,m,v,HWIO_GCC_PCIE_1_PHY_LDO_EN_IN)
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_LDO_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PCIE_1_PHY_LDO_EN_LDO_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SATA_PHY_LDO_EN_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e08)
#define HWIO_GCC_SATA_PHY_LDO_EN_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e08)
#define HWIO_GCC_SATA_PHY_LDO_EN_RMSK                                                                        0x1
#define HWIO_GCC_SATA_PHY_LDO_EN_IN          \
        in_dword_masked(HWIO_GCC_SATA_PHY_LDO_EN_ADDR, HWIO_GCC_SATA_PHY_LDO_EN_RMSK)
#define HWIO_GCC_SATA_PHY_LDO_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_SATA_PHY_LDO_EN_ADDR, m)
#define HWIO_GCC_SATA_PHY_LDO_EN_OUT(v)      \
        out_dword(HWIO_GCC_SATA_PHY_LDO_EN_ADDR,v)
#define HWIO_GCC_SATA_PHY_LDO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SATA_PHY_LDO_EN_ADDR,m,v,HWIO_GCC_SATA_PHY_LDO_EN_IN)
#define HWIO_GCC_SATA_PHY_LDO_EN_LDO_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SATA_PHY_LDO_EN_LDO_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_USB30_PHY_COM_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e80)
#define HWIO_GCC_USB30_PHY_COM_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e80)
#define HWIO_GCC_USB30_PHY_COM_BCR_RMSK                                                                      0x1
#define HWIO_GCC_USB30_PHY_COM_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_PHY_COM_BCR_ADDR, HWIO_GCC_USB30_PHY_COM_BCR_RMSK)
#define HWIO_GCC_USB30_PHY_COM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PHY_COM_BCR_ADDR, m)
#define HWIO_GCC_USB30_PHY_COM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PHY_COM_BCR_ADDR,v)
#define HWIO_GCC_USB30_PHY_COM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PHY_COM_BCR_ADDR,m,v,HWIO_GCC_USB30_PHY_COM_BCR_IN)
#define HWIO_GCC_USB30_PHY_COM_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_USB30_PHY_COM_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_USB30_GDSCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001e84)
#define HWIO_GCC_USB30_GDSCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001e84)
#define HWIO_GCC_USB30_GDSCR_RMSK                                                                     0xf8ffffff
#define HWIO_GCC_USB30_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_GDSCR_ADDR, HWIO_GCC_USB30_GDSCR_RMSK)
#define HWIO_GCC_USB30_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_GDSCR_ADDR, m)
#define HWIO_GCC_USB30_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_GDSCR_ADDR,v)
#define HWIO_GCC_USB30_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_GDSCR_ADDR,m,v,HWIO_GCC_USB30_GDSCR_IN)
#define HWIO_GCC_USB30_GDSCR_PWR_ON_BMSK                                                              0x80000000
#define HWIO_GCC_USB30_GDSCR_PWR_ON_SHFT                                                                    0x1f
#define HWIO_GCC_USB30_GDSCR_GDSC_STATE_BMSK                                                          0x78000000
#define HWIO_GCC_USB30_GDSCR_GDSC_STATE_SHFT                                                                0x1b
#define HWIO_GCC_USB30_GDSCR_EN_REST_WAIT_BMSK                                                          0xf00000
#define HWIO_GCC_USB30_GDSCR_EN_REST_WAIT_SHFT                                                              0x14
#define HWIO_GCC_USB30_GDSCR_EN_FEW_WAIT_BMSK                                                            0xf0000
#define HWIO_GCC_USB30_GDSCR_EN_FEW_WAIT_SHFT                                                               0x10
#define HWIO_GCC_USB30_GDSCR_CLK_DIS_WAIT_BMSK                                                            0xf000
#define HWIO_GCC_USB30_GDSCR_CLK_DIS_WAIT_SHFT                                                               0xc
#define HWIO_GCC_USB30_GDSCR_RETAIN_FF_ENABLE_BMSK                                                         0x800
#define HWIO_GCC_USB30_GDSCR_RETAIN_FF_ENABLE_SHFT                                                           0xb
#define HWIO_GCC_USB30_GDSCR_RESTORE_BMSK                                                                  0x400
#define HWIO_GCC_USB30_GDSCR_RESTORE_SHFT                                                                    0xa
#define HWIO_GCC_USB30_GDSCR_SAVE_BMSK                                                                     0x200
#define HWIO_GCC_USB30_GDSCR_SAVE_SHFT                                                                       0x9
#define HWIO_GCC_USB30_GDSCR_RETAIN_BMSK                                                                   0x100
#define HWIO_GCC_USB30_GDSCR_RETAIN_SHFT                                                                     0x8
#define HWIO_GCC_USB30_GDSCR_EN_REST_BMSK                                                                   0x80
#define HWIO_GCC_USB30_GDSCR_EN_REST_SHFT                                                                    0x7
#define HWIO_GCC_USB30_GDSCR_EN_FEW_BMSK                                                                    0x40
#define HWIO_GCC_USB30_GDSCR_EN_FEW_SHFT                                                                     0x6
#define HWIO_GCC_USB30_GDSCR_CLAMP_IO_BMSK                                                                  0x20
#define HWIO_GCC_USB30_GDSCR_CLAMP_IO_SHFT                                                                   0x5
#define HWIO_GCC_USB30_GDSCR_CLK_DISABLE_BMSK                                                               0x10
#define HWIO_GCC_USB30_GDSCR_CLK_DISABLE_SHFT                                                                0x4
#define HWIO_GCC_USB30_GDSCR_PD_ARES_BMSK                                                                    0x8
#define HWIO_GCC_USB30_GDSCR_PD_ARES_SHFT                                                                    0x3
#define HWIO_GCC_USB30_GDSCR_SW_OVERRIDE_BMSK                                                                0x4
#define HWIO_GCC_USB30_GDSCR_SW_OVERRIDE_SHFT                                                                0x2
#define HWIO_GCC_USB30_GDSCR_HW_CONTROL_BMSK                                                                 0x2
#define HWIO_GCC_USB30_GDSCR_HW_CONTROL_SHFT                                                                 0x1
#define HWIO_GCC_USB30_GDSCR_SW_COLLAPSE_BMSK                                                                0x1
#define HWIO_GCC_USB30_GDSCR_SW_COLLAPSE_SHFT                                                                0x0

#define HWIO_GCC_USB30_SEC_GDSCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001ec0)
#define HWIO_GCC_USB30_SEC_GDSCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001ec0)
#define HWIO_GCC_USB30_SEC_GDSCR_RMSK                                                                 0xf8ffffff
#define HWIO_GCC_USB30_SEC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SEC_GDSCR_ADDR, HWIO_GCC_USB30_SEC_GDSCR_RMSK)
#define HWIO_GCC_USB30_SEC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SEC_GDSCR_ADDR, m)
#define HWIO_GCC_USB30_SEC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SEC_GDSCR_ADDR,v)
#define HWIO_GCC_USB30_SEC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SEC_GDSCR_ADDR,m,v,HWIO_GCC_USB30_SEC_GDSCR_IN)
#define HWIO_GCC_USB30_SEC_GDSCR_PWR_ON_BMSK                                                          0x80000000
#define HWIO_GCC_USB30_SEC_GDSCR_PWR_ON_SHFT                                                                0x1f
#define HWIO_GCC_USB30_SEC_GDSCR_GDSC_STATE_BMSK                                                      0x78000000
#define HWIO_GCC_USB30_SEC_GDSCR_GDSC_STATE_SHFT                                                            0x1b
#define HWIO_GCC_USB30_SEC_GDSCR_EN_REST_WAIT_BMSK                                                      0xf00000
#define HWIO_GCC_USB30_SEC_GDSCR_EN_REST_WAIT_SHFT                                                          0x14
#define HWIO_GCC_USB30_SEC_GDSCR_EN_FEW_WAIT_BMSK                                                        0xf0000
#define HWIO_GCC_USB30_SEC_GDSCR_EN_FEW_WAIT_SHFT                                                           0x10
#define HWIO_GCC_USB30_SEC_GDSCR_CLK_DIS_WAIT_BMSK                                                        0xf000
#define HWIO_GCC_USB30_SEC_GDSCR_CLK_DIS_WAIT_SHFT                                                           0xc
#define HWIO_GCC_USB30_SEC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                     0x800
#define HWIO_GCC_USB30_SEC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                       0xb
#define HWIO_GCC_USB30_SEC_GDSCR_RESTORE_BMSK                                                              0x400
#define HWIO_GCC_USB30_SEC_GDSCR_RESTORE_SHFT                                                                0xa
#define HWIO_GCC_USB30_SEC_GDSCR_SAVE_BMSK                                                                 0x200
#define HWIO_GCC_USB30_SEC_GDSCR_SAVE_SHFT                                                                   0x9
#define HWIO_GCC_USB30_SEC_GDSCR_RETAIN_BMSK                                                               0x100
#define HWIO_GCC_USB30_SEC_GDSCR_RETAIN_SHFT                                                                 0x8
#define HWIO_GCC_USB30_SEC_GDSCR_EN_REST_BMSK                                                               0x80
#define HWIO_GCC_USB30_SEC_GDSCR_EN_REST_SHFT                                                                0x7
#define HWIO_GCC_USB30_SEC_GDSCR_EN_FEW_BMSK                                                                0x40
#define HWIO_GCC_USB30_SEC_GDSCR_EN_FEW_SHFT                                                                 0x6
#define HWIO_GCC_USB30_SEC_GDSCR_CLAMP_IO_BMSK                                                              0x20
#define HWIO_GCC_USB30_SEC_GDSCR_CLAMP_IO_SHFT                                                               0x5
#define HWIO_GCC_USB30_SEC_GDSCR_CLK_DISABLE_BMSK                                                           0x10
#define HWIO_GCC_USB30_SEC_GDSCR_CLK_DISABLE_SHFT                                                            0x4
#define HWIO_GCC_USB30_SEC_GDSCR_PD_ARES_BMSK                                                                0x8
#define HWIO_GCC_USB30_SEC_GDSCR_PD_ARES_SHFT                                                                0x3
#define HWIO_GCC_USB30_SEC_GDSCR_SW_OVERRIDE_BMSK                                                            0x4
#define HWIO_GCC_USB30_SEC_GDSCR_SW_OVERRIDE_SHFT                                                            0x2
#define HWIO_GCC_USB30_SEC_GDSCR_HW_CONTROL_BMSK                                                             0x2
#define HWIO_GCC_USB30_SEC_GDSCR_HW_CONTROL_SHFT                                                             0x1
#define HWIO_GCC_USB30_SEC_GDSCR_SW_COLLAPSE_BMSK                                                            0x1
#define HWIO_GCC_USB30_SEC_GDSCR_SW_COLLAPSE_SHFT                                                            0x0

#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001f00)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001f00)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001f04)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001f04)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001f14)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001f14)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_RMSK                                                         0x80030001
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                    0x30000
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                       0x10
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_USB_HSIC_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001f40)
#define HWIO_GCC_GCC_SPARE0_REG_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001f40)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                                  0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                       0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                              0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001f80)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001f80)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                                  0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                       0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                              0x0

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001fc0)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001fc0)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                                     0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                      0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: LPASS_LPASS_CC_REG
 *--------------------------------------------------------------------------*/

#define LPASS_LPASS_CC_REG_REG_BASE                                                         (LPASS_BASE      + 0x00000000)
#define LPASS_LPASS_CC_REG_REG_BASE_OFFS                                                    0x00000000

#define HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RMSK                                                   0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR, HWIO_LPASS_LPAAUDIO_PLL_MODE_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_MODE_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS31_22_BMSK                                 0xffc00000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS31_22_SHFT                                       0x16
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                  0x200000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                      0x15
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                    0x100000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                        0x14
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BIAS_COUNT_BMSK                                       0xfc000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BIAS_COUNT_SHFT                                           0xe
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_COUNT_BMSK                                        0x3f00
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_COUNT_SHFT                                           0x8
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS7_4_BMSK                                         0xf0
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS7_4_SHFT                                          0x4
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_PLLTEST_BMSK                                              0x8
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_PLLTEST_SHFT                                              0x3
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_RESET_N_BMSK                                              0x4
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_RESET_N_SHFT                                              0x2
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BYPASSNL_BMSK                                             0x2
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BYPASSNL_SHFT                                             0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_OUTCTRL_BMSK                                              0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_OUTCTRL_SHFT                                              0x0

#define HWIO_LPASS_LPAAUDIO_PLL_L_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_RMSK                                                            0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_ADDR, HWIO_LPASS_LPAAUDIO_PLL_L_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_L_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_L_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_L_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_L_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_L_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_BMSK                                                        0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_PLL_M_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000008)
#define HWIO_LPASS_LPAAUDIO_PLL_M_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_LPASS_LPAAUDIO_PLL_M_RMSK                                                         0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_ADDR, HWIO_LPASS_LPAAUDIO_PLL_M_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_M_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_M_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_M_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_M_VAL_BMSK                                                     0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_VAL_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_PLL_N_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000000c)
#define HWIO_LPASS_LPAAUDIO_PLL_N_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_LPASS_LPAAUDIO_PLL_N_RMSK                                                         0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_ADDR, HWIO_LPASS_LPAAUDIO_PLL_N_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_N_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_N_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_N_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_N_VAL_BMSK                                                     0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_VAL_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR                                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000010)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OFFS                                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RMSK                                               0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS31_25_BMSK                             0xfe000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS31_25_SHFT                                   0x19
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_MN_EN_BMSK                                          0x1000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_MN_EN_SHFT                                               0x18
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                               0xc00000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                   0x16
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_VCO_SEL_BMSK                                         0x300000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_VCO_SEL_SHFT                                             0x14
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                                0xf8000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                                    0xf
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                     0x7000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                        0xc
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS11_10_BMSK                                  0xc00
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS11_10_SHFT                                    0xa
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                     0x300
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                       0x8
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUTPUT_INV_BMSK                                          0x80
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUTPUT_INV_SHFT                                           0x7
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_DIFF_90_BMSK                                      0x40
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_DIFF_90_SHFT                                       0x6
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_DIFF_0_BMSK                                       0x20
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_DIFF_0_SHFT                                        0x5
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                      0x10
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                       0x4
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                      0x8
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                      0x3
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                       0x4
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                       0x2
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                        0x2
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                        0x1
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                       0x1
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                       0x0

#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000014)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RMSK                                             0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS31_24_BMSK                           0xff000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                 0x18
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFD_DZSEL_BMSK                                     0xc00000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFD_DZSEL_SHFT                                         0x16
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ICP_DIV_BMSK                                       0x300000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ICP_DIV_SHFT                                           0x14
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IREG_DIV_BMSK                                       0xc0000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IREG_DIV_SHFT                                          0x12
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS17_16_BMSK                              0x30000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                 0x10
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_VREF_REF_MODE_BMSK                                   0x8000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_VREF_REF_MODE_SHFT                                      0xf
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_VCO_REF_MODE_BMSK                                    0x4000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_VCO_REF_MODE_SHFT                                       0xe
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_CFG_LOCKDET_BMSK                                     0x3000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_CFG_LOCKDET_SHFT                                        0xc
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FORCE_ISEED_BMSK                                      0x800
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FORCE_ISEED_SHFT                                        0xb
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_COARSE_GM_BMSK                                        0x600
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_COARSE_GM_SHFT                                          0x9
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                 0x100
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                   0x8
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                  0x80
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                   0x7
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_RESISTOR_BMSK                                   0x60
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FILTER_RESISTOR_SHFT                                    0x5
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                     0x10
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                      0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                    0xf
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                    0x0

#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR                                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000018)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OFFS                                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RMSK                                               0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESERVE_BITS31_21_BMSK                             0xffe00000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESERVE_BITS31_21_SHFT                                   0x15
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NGEN_CFG_BMSK                                        0x1c0000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NGEN_CFG_SHFT                                            0x12
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NGEN_EN_BMSK                                          0x20000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NGEN_EN_SHFT                                             0x11
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                  0x18000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                      0xf
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NMOSC_EN_BMSK                                          0x4000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_NMOSC_EN_SHFT                                             0xe
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_FORCE_PFD_UP_BMSK                                      0x2000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_FORCE_PFD_UP_SHFT                                         0xd
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_FORCE_PFD_DOWN_BMSK                                    0x1000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_FORCE_PFD_DOWN_SHFT                                       0xc
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_TEST_OUT_SEL_BMSK                                       0x800
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_TEST_OUT_SEL_SHFT                                         0xb
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ICP_TST_EN_BMSK                                         0x400
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ICP_TST_EN_SHFT                                           0xa
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ICP_EXT_SEL_BMSK                                        0x200
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ICP_EXT_SEL_SHFT                                          0x9
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DTEST_SEL_BMSK                                          0x180
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DTEST_SEL_SHFT                                            0x7
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                         0x40
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                          0x6
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_SEL_BMSK                                          0x30
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_SEL_SHFT                                           0x4
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_SEL_BMSK                                           0xc
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_SEL_SHFT                                           0x2
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_EN_BMSK                                            0x2
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_EN_SHFT                                            0x1
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_EN_BMSK                                            0x1
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_EN_SHFT                                            0x0

#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000001c)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_RMSK                                                    0x3ffff
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR, HWIO_LPASS_LPAAUDIO_PLL_STATUS_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_ACTIVE_FLAG_BMSK                                    0x20000
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_ACTIVE_FLAG_SHFT                                       0x11
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_LOCK_DET_BMSK                                       0x10000
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_LOCK_DET_SHFT                                          0x10
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_D_BMSK                                               0xffff
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_PLL_D_SHFT                                                  0x0

#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00000020)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00000020)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_RMSK                                                   0x1
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_LPAAUDIO_PLL_CLK_SRC_SEL_BMSK                          0x1
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_SRC_SEL_LPAAUDIO_PLL_CLK_SRC_SEL_SHFT                          0x0

#define HWIO_LPASS_LPAQ6_PLL_MODE_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001000)
#define HWIO_LPASS_LPAQ6_PLL_MODE_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_LPASS_LPAQ6_PLL_MODE_RMSK                                                      0xffffffff
#define HWIO_LPASS_LPAQ6_PLL_MODE_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_MODE_ADDR, HWIO_LPASS_LPAQ6_PLL_MODE_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_MODE_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_MODE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_MODE_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_MODE_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_MODE_IN)
#define HWIO_LPASS_LPAQ6_PLL_MODE_RESERVE_BITS31_22_BMSK                                    0xffc00000
#define HWIO_LPASS_LPAQ6_PLL_MODE_RESERVE_BITS31_22_SHFT                                          0x16
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                     0x200000
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                         0x15
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                       0x100000
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                           0x14
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_BIAS_COUNT_BMSK                                          0xfc000
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_BIAS_COUNT_SHFT                                              0xe
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_LOCK_COUNT_BMSK                                           0x3f00
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_LOCK_COUNT_SHFT                                              0x8
#define HWIO_LPASS_LPAQ6_PLL_MODE_RESERVE_BITS7_4_BMSK                                            0xf0
#define HWIO_LPASS_LPAQ6_PLL_MODE_RESERVE_BITS7_4_SHFT                                             0x4
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_PLLTEST_BMSK                                                 0x8
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_PLLTEST_SHFT                                                 0x3
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_RESET_N_BMSK                                                 0x4
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_RESET_N_SHFT                                                 0x2
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_BYPASSNL_BMSK                                                0x2
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_BYPASSNL_SHFT                                                0x1
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_OUTCTRL_BMSK                                                 0x1
#define HWIO_LPASS_LPAQ6_PLL_MODE_PLL_OUTCTRL_SHFT                                                 0x0

#define HWIO_LPASS_LPAQ6_PLL_L_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001004)
#define HWIO_LPASS_LPAQ6_PLL_L_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_LPASS_LPAQ6_PLL_L_RMSK                                                               0xff
#define HWIO_LPASS_LPAQ6_PLL_L_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_L_ADDR, HWIO_LPASS_LPAQ6_PLL_L_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_L_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_L_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_L_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_L_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_L_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_L_IN)
#define HWIO_LPASS_LPAQ6_PLL_L_VAL_BMSK                                                           0xff
#define HWIO_LPASS_LPAQ6_PLL_L_VAL_SHFT                                                            0x0

#define HWIO_LPASS_LPAQ6_PLL_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001008)
#define HWIO_LPASS_LPAQ6_PLL_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_LPASS_LPAQ6_PLL_M_RMSK                                                            0x7ffff
#define HWIO_LPASS_LPAQ6_PLL_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_M_ADDR, HWIO_LPASS_LPAQ6_PLL_M_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_M_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_M_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_M_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_M_IN)
#define HWIO_LPASS_LPAQ6_PLL_M_VAL_BMSK                                                        0x7ffff
#define HWIO_LPASS_LPAQ6_PLL_M_VAL_SHFT                                                            0x0

#define HWIO_LPASS_LPAQ6_PLL_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000100c)
#define HWIO_LPASS_LPAQ6_PLL_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_LPASS_LPAQ6_PLL_N_RMSK                                                            0x7ffff
#define HWIO_LPASS_LPAQ6_PLL_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_N_ADDR, HWIO_LPASS_LPAQ6_PLL_N_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_N_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_N_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_N_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_N_IN)
#define HWIO_LPASS_LPAQ6_PLL_N_VAL_BMSK                                                        0x7ffff
#define HWIO_LPASS_LPAQ6_PLL_N_VAL_SHFT                                                            0x0

#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001010)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RMSK                                                  0xffffffff
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_USER_CTL_ADDR, HWIO_LPASS_LPAQ6_PLL_USER_CTL_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_USER_CTL_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_USER_CTL_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_USER_CTL_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_USER_CTL_IN)
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS31_25_BMSK                                0xfe000000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS31_25_SHFT                                      0x19
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_MN_EN_BMSK                                             0x1000000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_MN_EN_SHFT                                                  0x18
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                                  0xc00000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                      0x16
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_VCO_SEL_BMSK                                            0x300000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_VCO_SEL_SHFT                                                0x14
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                                   0xf8000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                                       0xf
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                        0x7000
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                           0xc
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS11_10_BMSK                                     0xc00
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_RESERVE_BITS11_10_SHFT                                       0xa
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                        0x300
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                          0x8
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_OUTPUT_INV_BMSK                                             0x80
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_OUTPUT_INV_SHFT                                              0x7
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_DIFF_90_BMSK                                         0x40
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_DIFF_90_SHFT                                          0x6
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_DIFF_0_BMSK                                          0x20
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_DIFF_0_SHFT                                           0x5
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                         0x10
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                          0x4
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                         0x8
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                         0x3
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                          0x4
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                          0x2
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                           0x2
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                           0x1
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                          0x1
#define HWIO_LPASS_LPAQ6_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                          0x0

#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001014)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001014)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RMSK                                                0xffffffff
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ADDR, HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_IN)
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS31_24_BMSK                              0xff000000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                    0x18
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_PFD_DZSEL_BMSK                                        0xc00000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_PFD_DZSEL_SHFT                                            0x16
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ICP_DIV_BMSK                                          0x300000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_ICP_DIV_SHFT                                              0x14
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_IREG_DIV_BMSK                                          0xc0000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_IREG_DIV_SHFT                                             0x12
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS17_16_BMSK                                 0x30000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                    0x10
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_VREF_REF_MODE_BMSK                                      0x8000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_VREF_REF_MODE_SHFT                                         0xf
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_VCO_REF_MODE_BMSK                                       0x4000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_VCO_REF_MODE_SHFT                                          0xe
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_CFG_LOCKDET_BMSK                                        0x3000
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_CFG_LOCKDET_SHFT                                           0xc
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FORCE_ISEED_BMSK                                         0x800
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FORCE_ISEED_SHFT                                           0xb
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_COARSE_GM_BMSK                                           0x600
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_COARSE_GM_SHFT                                             0x9
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                    0x100
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                      0x8
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                     0x80
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                      0x7
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_RESISTOR_BMSK                                      0x60
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_FILTER_RESISTOR_SHFT                                       0x5
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                        0x10
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                         0x4
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                       0xf
#define HWIO_LPASS_LPAQ6_PLL_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                       0x0

#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00001018)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00001018)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_RMSK                                                  0xffffffff
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ADDR, HWIO_LPASS_LPAQ6_PLL_TEST_CTL_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ADDR,v)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ADDR,m,v,HWIO_LPASS_LPAQ6_PLL_TEST_CTL_IN)
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_RESERVE_BITS31_21_BMSK                                0xffe00000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_RESERVE_BITS31_21_SHFT                                      0x15
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NGEN_CFG_BMSK                                           0x1c0000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NGEN_CFG_SHFT                                               0x12
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NGEN_EN_BMSK                                             0x20000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NGEN_EN_SHFT                                                0x11
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                     0x18000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                         0xf
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NMOSC_EN_BMSK                                             0x4000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_NMOSC_EN_SHFT                                                0xe
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_FORCE_PFD_UP_BMSK                                         0x2000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_FORCE_PFD_UP_SHFT                                            0xd
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_FORCE_PFD_DOWN_BMSK                                       0x1000
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_FORCE_PFD_DOWN_SHFT                                          0xc
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_TEST_OUT_SEL_BMSK                                          0x800
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_TEST_OUT_SEL_SHFT                                            0xb
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ICP_TST_EN_BMSK                                            0x400
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ICP_TST_EN_SHFT                                              0xa
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ICP_EXT_SEL_BMSK                                           0x200
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ICP_EXT_SEL_SHFT                                             0x9
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_DTEST_SEL_BMSK                                             0x180
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_DTEST_SEL_SHFT                                               0x7
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                            0x40
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                             0x6
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST1_SEL_BMSK                                             0x30
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST1_SEL_SHFT                                              0x4
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST0_SEL_BMSK                                              0xc
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST0_SEL_SHFT                                              0x2
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST1_EN_BMSK                                               0x2
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST1_EN_SHFT                                               0x1
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST0_EN_BMSK                                               0x1
#define HWIO_LPASS_LPAQ6_PLL_TEST_CTL_ATEST0_EN_SHFT                                               0x0

#define HWIO_LPASS_LPAQ6_PLL_STATUS_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000101c)
#define HWIO_LPASS_LPAQ6_PLL_STATUS_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000101c)
#define HWIO_LPASS_LPAQ6_PLL_STATUS_RMSK                                                       0x3ffff
#define HWIO_LPASS_LPAQ6_PLL_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_STATUS_ADDR, HWIO_LPASS_LPAQ6_PLL_STATUS_RMSK)
#define HWIO_LPASS_LPAQ6_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAQ6_PLL_STATUS_ADDR, m)
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_ACTIVE_FLAG_BMSK                                       0x20000
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_ACTIVE_FLAG_SHFT                                          0x11
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_LOCK_DET_BMSK                                          0x10000
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_LOCK_DET_SHFT                                             0x10
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_D_BMSK                                                  0xffff
#define HWIO_LPASS_LPAQ6_PLL_STATUS_PLL_D_SHFT                                                     0x0

#define HWIO_LPASS_LPA_PLL_VOTE_APPS_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00002000)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_RMSK                                                          0x3
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_IN          \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_APPS_ADDR, HWIO_LPASS_LPA_PLL_VOTE_APPS_RMSK)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_APPS_ADDR, m)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_OUT(v)      \
        out_dword(HWIO_LPASS_LPA_PLL_VOTE_APPS_ADDR,v)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPA_PLL_VOTE_APPS_ADDR,m,v,HWIO_LPASS_LPA_PLL_VOTE_APPS_IN)
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_Q6_PLL_BMSK                                                   0x2
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_Q6_PLL_SHFT                                                   0x1
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_LPA_PLL_BMSK                                                  0x1
#define HWIO_LPASS_LPA_PLL_VOTE_APPS_LPA_PLL_SHFT                                                  0x0

#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00003000)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_RMSK                                                       0x3
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_IN          \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_ADDR, HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_RMSK)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_ADDR, m)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_OUT(v)      \
        out_dword(HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_ADDR,v)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_ADDR,m,v,HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_IN)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_Q6_PLL_BMSK                                                0x2
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_Q6_PLL_SHFT                                                0x1
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_LPA_PLL_BMSK                                               0x1
#define HWIO_LPASS_LPA_PLL_VOTE_LPASSQ6_LPA_PLL_SHFT                                               0x0

#define HWIO_LPASS_AUDIO_CORE_BCR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00004000)
#define HWIO_LPASS_AUDIO_CORE_BCR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_LPASS_AUDIO_CORE_BCR_RMSK                                                      0x80000007
#define HWIO_LPASS_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BCR_ADDR, HWIO_LPASS_AUDIO_CORE_BCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_BCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_BCR_IN)
#define HWIO_LPASS_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                           0x80000000
#define HWIO_LPASS_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                 0x1f
#define HWIO_LPASS_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                 0x4
#define HWIO_LPASS_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_BCR_DFD_EN_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_BCR_DFD_EN_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00004004)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_RMSK                                             0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_DIV_BMSK                                      0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_DIV_SHFT                                           0x10
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_CORE_BCR_SLP_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_AUDIO_WRAPPER_BCR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00005000)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_RMSK                                                   0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_BCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_BCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_BCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_BCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_BCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_BCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_DFD_STATUS_BMSK                                        0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_DFD_STATUS_SHFT                                              0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_DFD_EN_BMSK                                                   0x2
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_DFD_EN_SHFT                                                   0x1
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_WRAPPER_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_LPASS_Q6SS_BCR_ADDR                                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00006000)
#define HWIO_LPASS_Q6SS_BCR_OFFS                                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00006000)
#define HWIO_LPASS_Q6SS_BCR_RMSK                                                            0x80000003
#define HWIO_LPASS_Q6SS_BCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_BCR_ADDR, HWIO_LPASS_Q6SS_BCR_RMSK)
#define HWIO_LPASS_Q6SS_BCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_BCR_ADDR, m)
#define HWIO_LPASS_Q6SS_BCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_BCR_ADDR,v)
#define HWIO_LPASS_Q6SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_BCR_ADDR,m,v,HWIO_LPASS_Q6SS_BCR_IN)
#define HWIO_LPASS_Q6SS_BCR_DFD_STATUS_BMSK                                                 0x80000000
#define HWIO_LPASS_Q6SS_BCR_DFD_STATUS_SHFT                                                       0x1f
#define HWIO_LPASS_Q6SS_BCR_DFD_EN_BMSK                                                            0x2
#define HWIO_LPASS_Q6SS_BCR_DFD_EN_SHFT                                                            0x1
#define HWIO_LPASS_Q6SS_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_LPASS_Q6SS_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00006004)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00006004)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_RMSK                                                   0x81ff7ff3
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_BCR_SLP_CBCR_ADDR, HWIO_LPASS_Q6SS_BCR_SLP_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_BCR_SLP_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_BCR_SLP_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_BCR_SLP_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_BCR_SLP_CBCR_IN)
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_DIV_BMSK                                            0x1ff0000
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_DIV_SHFT                                                 0x10
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_CORE_ON_BMSK                                     0x4000
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_CORE_ON_SHFT                                        0xe
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                   0x2000
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                      0xd
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                  0x1000
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                     0xc
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_WAKEUP_BMSK                                                 0xf00
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_WAKEUP_SHFT                                                   0x8
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_SLEEP_BMSK                                                   0xf0
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_SLEEP_SHFT                                                    0x4
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_LPASS_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_LPASS_AUDIO_CORE_GDSCR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00007000)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00007000)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RMSK                                                    0xf8ffffff
#define HWIO_LPASS_AUDIO_CORE_GDSCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_GDSCR_ADDR, HWIO_LPASS_AUDIO_CORE_GDSCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_GDSCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_GDSCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_GDSCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_GDSCR_IN)
#define HWIO_LPASS_AUDIO_CORE_GDSCR_PWR_ON_BMSK                                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_GDSCR_PWR_ON_SHFT                                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_GDSCR_GDSC_STATE_BMSK                                         0x78000000
#define HWIO_LPASS_AUDIO_CORE_GDSCR_GDSC_STATE_SHFT                                               0x1b
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_REST_WAIT_BMSK                                         0xf00000
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_REST_WAIT_SHFT                                             0x14
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_FEW_WAIT_BMSK                                           0xf0000
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_FEW_WAIT_SHFT                                              0x10
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLK_DIS_WAIT_BMSK                                           0xf000
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLK_DIS_WAIT_SHFT                                              0xc
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_BMSK                                        0x800
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_SHFT                                          0xb
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RESTORE_BMSK                                                 0x400
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RESTORE_SHFT                                                   0xa
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SAVE_BMSK                                                    0x200
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SAVE_SHFT                                                      0x9
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RETAIN_BMSK                                                  0x100
#define HWIO_LPASS_AUDIO_CORE_GDSCR_RETAIN_SHFT                                                    0x8
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_REST_BMSK                                                  0x80
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_REST_SHFT                                                   0x7
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_FEW_BMSK                                                   0x40
#define HWIO_LPASS_AUDIO_CORE_GDSCR_EN_FEW_SHFT                                                    0x6
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLAMP_IO_BMSK                                                 0x20
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLAMP_IO_SHFT                                                  0x5
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLK_DISABLE_BMSK                                              0x10
#define HWIO_LPASS_AUDIO_CORE_GDSCR_CLK_DISABLE_SHFT                                               0x4
#define HWIO_LPASS_AUDIO_CORE_GDSCR_PD_ARES_BMSK                                                   0x8
#define HWIO_LPASS_AUDIO_CORE_GDSCR_PD_ARES_SHFT                                                   0x3
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SW_OVERRIDE_BMSK                                               0x4
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SW_OVERRIDE_SHFT                                               0x2
#define HWIO_LPASS_AUDIO_CORE_GDSCR_HW_CONTROL_BMSK                                                0x2
#define HWIO_LPASS_AUDIO_CORE_GDSCR_HW_CONTROL_SHFT                                                0x1
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SW_COLLAPSE_BMSK                                               0x1
#define HWIO_LPASS_AUDIO_CORE_GDSCR_SW_COLLAPSE_SHFT                                               0x0

#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00007004)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00007004)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_RMSK                                             0x80000003
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_CORE_GDSC_XO_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_MIDI_CMD_RCGR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00008000)
#define HWIO_LPASS_MIDI_CMD_RCGR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_LPASS_MIDI_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_LPASS_MIDI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_MIDI_CMD_RCGR_ADDR, HWIO_LPASS_MIDI_CMD_RCGR_RMSK)
#define HWIO_LPASS_MIDI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_MIDI_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_MIDI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_MIDI_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_MIDI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_MIDI_CMD_RCGR_ADDR,m,v,HWIO_LPASS_MIDI_CMD_RCGR_IN)
#define HWIO_LPASS_MIDI_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_MIDI_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_LPASS_MIDI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_LPASS_MIDI_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_LPASS_MIDI_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_LPASS_MIDI_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_LPASS_MIDI_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_LPASS_MIDI_CFG_RCGR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00008004)
#define HWIO_LPASS_MIDI_CFG_RCGR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_LPASS_MIDI_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_LPASS_MIDI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_MIDI_CFG_RCGR_ADDR, HWIO_LPASS_MIDI_CFG_RCGR_RMSK)
#define HWIO_LPASS_MIDI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_MIDI_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_MIDI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_MIDI_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_MIDI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_MIDI_CFG_RCGR_ADDR,m,v,HWIO_LPASS_MIDI_CFG_RCGR_IN)
#define HWIO_LPASS_MIDI_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_LPASS_MIDI_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_LPASS_MIDI_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_LPASS_MIDI_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_LPASS_MIDI_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_LPASS_MIDI_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00008014)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_RMSK                                           0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_DIV_BMSK                                    0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_DIV_SHFT                                         0x10
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_MIDI_CORE_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_ADDR                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00008018)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_OFFS                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00008018)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_RMSK                                         0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_DIV_BMSK                                  0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_DIV_SHFT                                       0x10
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_HW_CTL_BMSK                                         0x2
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_HW_CTL_SHFT                                         0x1
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_LPASS_AUDIO_CORE_MIDI_LFABIF_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00009000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_RMSK                                           0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_DIV_BMSK                                    0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_DIV_SHFT                                         0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_DMA_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00009004)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_RMSK                                           0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_DIV_BMSK                                    0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_DIV_SHFT                                         0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CSR_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a000)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_N_BMSK                                               0x40
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_N_SHFT                                                0x6
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_M_BMSK                                               0x20
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_M_SHFT                                                0x5
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a004)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_SPKR_M_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a008)
#define HWIO_LPASS_LPAIF_SPKR_M_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_LPASS_LPAIF_SPKR_M_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_SPKR_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_M_ADDR, HWIO_LPASS_LPAIF_SPKR_M_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_M_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_M_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_M_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_M_IN)
#define HWIO_LPASS_LPAIF_SPKR_M_M_BMSK                                                            0xff
#define HWIO_LPASS_LPAIF_SPKR_M_M_SHFT                                                             0x0

#define HWIO_LPASS_LPAIF_SPKR_N_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a00c)
#define HWIO_LPASS_LPAIF_SPKR_N_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_LPASS_LPAIF_SPKR_N_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_SPKR_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_N_ADDR, HWIO_LPASS_LPAIF_SPKR_N_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_N_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_N_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_N_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_N_IN)
#define HWIO_LPASS_LPAIF_SPKR_N_NOT_N_MINUS_M_BMSK                                                0xff
#define HWIO_LPASS_LPAIF_SPKR_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_SPKR_D_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a010)
#define HWIO_LPASS_LPAIF_SPKR_D_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_LPASS_LPAIF_SPKR_D_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_SPKR_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_D_ADDR, HWIO_LPASS_LPAIF_SPKR_D_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_D_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_D_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_D_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_D_IN)
#define HWIO_LPASS_LPAIF_SPKR_D_NOT_2D_BMSK                                                       0xff
#define HWIO_LPASS_LPAIF_SPKR_D_NOT_2D_SHFT                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OFFS                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_RMSK                                0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_OFF_BMSK                        0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_OFF_SHFT                              0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_DIV_BMSK                         0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_DIV_SHFT                              0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_CORE_ON_BMSK                  0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_CORE_ON_SHFT                     0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                   0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK               0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                  0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_WAKEUP_BMSK                              0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_WAKEUP_SHFT                                0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_SLEEP_BMSK                                0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_SLEEP_SHFT                                 0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_HW_CTL_BMSK                                0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_HW_CTL_SHFT                                0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_ENABLE_BMSK                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_ENABLE_SHFT                            0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OFFS                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_RMSK                               0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_OFF_SHFT                             0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_DIV_BMSK                        0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_DIV_SHFT                             0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                 0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                    0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK               0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                  0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK              0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                 0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_WAKEUP_BMSK                             0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_WAKEUP_SHFT                               0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_SLEEP_BMSK                               0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_SLEEP_SHFT                                0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_HW_CTL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_HW_CTL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_ENABLE_BMSK                           0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_ENABLE_SHFT                           0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000a01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OFFS                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_RMSK                               0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_OFF_SHFT                             0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_DIV_BMSK                        0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_DIV_SHFT                             0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                 0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                    0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK               0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                  0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK              0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                 0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_WAKEUP_BMSK                             0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_WAKEUP_SHFT                               0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_SLEEP_BMSK                               0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_SLEEP_SHFT                                0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_HW_CTL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_HW_CTL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_ENABLE_BMSK                           0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_ENABLE_SHFT                           0x0

#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b000)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b000)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PRI_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b004)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b004)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PRI_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PRI_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b008)
#define HWIO_LPASS_LPAIF_PRI_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_LPASS_LPAIF_PRI_M_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_PRI_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_M_ADDR, HWIO_LPASS_LPAIF_PRI_M_RMSK)
#define HWIO_LPASS_LPAIF_PRI_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_M_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_M_IN)
#define HWIO_LPASS_LPAIF_PRI_M_M_BMSK                                                             0xff
#define HWIO_LPASS_LPAIF_PRI_M_M_SHFT                                                              0x0

#define HWIO_LPASS_LPAIF_PRI_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b00c)
#define HWIO_LPASS_LPAIF_PRI_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b00c)
#define HWIO_LPASS_LPAIF_PRI_N_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_PRI_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_N_ADDR, HWIO_LPASS_LPAIF_PRI_N_RMSK)
#define HWIO_LPASS_LPAIF_PRI_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_N_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_N_IN)
#define HWIO_LPASS_LPAIF_PRI_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_LPASS_LPAIF_PRI_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_PRI_D_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b010)
#define HWIO_LPASS_LPAIF_PRI_D_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b010)
#define HWIO_LPASS_LPAIF_PRI_D_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_PRI_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_D_ADDR, HWIO_LPASS_LPAIF_PRI_D_RMSK)
#define HWIO_LPASS_LPAIF_PRI_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_D_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_D_IN)
#define HWIO_LPASS_LPAIF_PRI_D_NOT_2D_BMSK                                                        0xff
#define HWIO_LPASS_LPAIF_PRI_D_NOT_2D_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_ADDR                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_OFFS                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_RMSK                                       0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_DIV_BMSK                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_DIV_SHFT                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_CORE_ON_BMSK                         0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_CORE_ON_SHFT                            0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                       0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                          0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                      0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                         0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_WAKEUP_BMSK                                     0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_WAKEUP_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_SLEEP_BMSK                                       0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_SLEEP_SHFT                                        0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000b01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000b01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c000)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c000)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_SEC_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c004)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c004)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_SEC_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_SEC_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c008)
#define HWIO_LPASS_LPAIF_SEC_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c008)
#define HWIO_LPASS_LPAIF_SEC_M_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_SEC_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_M_ADDR, HWIO_LPASS_LPAIF_SEC_M_RMSK)
#define HWIO_LPASS_LPAIF_SEC_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_M_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_M_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_M_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_M_IN)
#define HWIO_LPASS_LPAIF_SEC_M_M_BMSK                                                             0xff
#define HWIO_LPASS_LPAIF_SEC_M_M_SHFT                                                              0x0

#define HWIO_LPASS_LPAIF_SEC_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c00c)
#define HWIO_LPASS_LPAIF_SEC_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c00c)
#define HWIO_LPASS_LPAIF_SEC_N_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_SEC_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_N_ADDR, HWIO_LPASS_LPAIF_SEC_N_RMSK)
#define HWIO_LPASS_LPAIF_SEC_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_N_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_N_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_N_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_N_IN)
#define HWIO_LPASS_LPAIF_SEC_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_LPASS_LPAIF_SEC_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_SEC_D_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c010)
#define HWIO_LPASS_LPAIF_SEC_D_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c010)
#define HWIO_LPASS_LPAIF_SEC_D_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_SEC_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_D_ADDR, HWIO_LPASS_LPAIF_SEC_D_RMSK)
#define HWIO_LPASS_LPAIF_SEC_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_D_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_D_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_D_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_D_IN)
#define HWIO_LPASS_LPAIF_SEC_D_NOT_2D_BMSK                                                        0xff
#define HWIO_LPASS_LPAIF_SEC_D_NOT_2D_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_ADDR                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_OFFS                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_RMSK                                       0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_DIV_BMSK                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_DIV_SHFT                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_CORE_ON_BMSK                         0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_CORE_ON_SHFT                            0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                       0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                          0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                      0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                         0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_WAKEUP_BMSK                                     0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_WAKEUP_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_SLEEP_BMSK                                       0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_SLEEP_SHFT                                        0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000c01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000c01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d000)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d000)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_TER_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_TER_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d004)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d004)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_TER_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_TER_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_TER_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d008)
#define HWIO_LPASS_LPAIF_TER_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d008)
#define HWIO_LPASS_LPAIF_TER_M_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_TER_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_M_ADDR, HWIO_LPASS_LPAIF_TER_M_RMSK)
#define HWIO_LPASS_LPAIF_TER_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_M_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_M_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_M_ADDR,m,v,HWIO_LPASS_LPAIF_TER_M_IN)
#define HWIO_LPASS_LPAIF_TER_M_M_BMSK                                                             0xff
#define HWIO_LPASS_LPAIF_TER_M_M_SHFT                                                              0x0

#define HWIO_LPASS_LPAIF_TER_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d00c)
#define HWIO_LPASS_LPAIF_TER_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d00c)
#define HWIO_LPASS_LPAIF_TER_N_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_TER_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_N_ADDR, HWIO_LPASS_LPAIF_TER_N_RMSK)
#define HWIO_LPASS_LPAIF_TER_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_N_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_N_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_N_ADDR,m,v,HWIO_LPASS_LPAIF_TER_N_IN)
#define HWIO_LPASS_LPAIF_TER_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_LPASS_LPAIF_TER_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_TER_D_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d010)
#define HWIO_LPASS_LPAIF_TER_D_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d010)
#define HWIO_LPASS_LPAIF_TER_D_RMSK                                                               0xff
#define HWIO_LPASS_LPAIF_TER_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_D_ADDR, HWIO_LPASS_LPAIF_TER_D_RMSK)
#define HWIO_LPASS_LPAIF_TER_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_D_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_D_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_D_ADDR,m,v,HWIO_LPASS_LPAIF_TER_D_IN)
#define HWIO_LPASS_LPAIF_TER_D_NOT_2D_BMSK                                                        0xff
#define HWIO_LPASS_LPAIF_TER_D_NOT_2D_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_ADDR                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_OFFS                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_RMSK                                       0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_DIV_BMSK                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_DIV_SHFT                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_CORE_ON_BMSK                         0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_CORE_ON_SHFT                            0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                       0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                          0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                      0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                         0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_WAKEUP_BMSK                                     0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_WAKEUP_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_SLEEP_BMSK                                       0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_SLEEP_SHFT                                        0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000d01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000d01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e000)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_N_BMSK                                               0x40
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_N_SHFT                                                0x6
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_M_BMSK                                               0x20
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_M_SHFT                                                0x5
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e004)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_QUAD_M_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e008)
#define HWIO_LPASS_LPAIF_QUAD_M_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_LPASS_LPAIF_QUAD_M_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_QUAD_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_M_ADDR, HWIO_LPASS_LPAIF_QUAD_M_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_M_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_M_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_M_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_M_IN)
#define HWIO_LPASS_LPAIF_QUAD_M_M_BMSK                                                            0xff
#define HWIO_LPASS_LPAIF_QUAD_M_M_SHFT                                                             0x0

#define HWIO_LPASS_LPAIF_QUAD_N_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e00c)
#define HWIO_LPASS_LPAIF_QUAD_N_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e00c)
#define HWIO_LPASS_LPAIF_QUAD_N_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_QUAD_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_N_ADDR, HWIO_LPASS_LPAIF_QUAD_N_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_N_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_N_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_N_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_N_IN)
#define HWIO_LPASS_LPAIF_QUAD_N_NOT_N_MINUS_M_BMSK                                                0xff
#define HWIO_LPASS_LPAIF_QUAD_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_QUAD_D_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e010)
#define HWIO_LPASS_LPAIF_QUAD_D_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e010)
#define HWIO_LPASS_LPAIF_QUAD_D_RMSK                                                              0xff
#define HWIO_LPASS_LPAIF_QUAD_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_D_ADDR, HWIO_LPASS_LPAIF_QUAD_D_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_D_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_D_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_D_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_D_IN)
#define HWIO_LPASS_LPAIF_QUAD_D_NOT_2D_BMSK                                                       0xff
#define HWIO_LPASS_LPAIF_QUAD_D_NOT_2D_SHFT                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_RMSK                                     0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_DIV_BMSK                              0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_DIV_SHFT                                   0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                       0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                          0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                     0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                        0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                    0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                       0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_WAKEUP_BMSK                                   0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_WAKEUP_SHFT                                     0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_SLEEP_BMSK                                     0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_SLEEP_SHFT                                      0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000e01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000e01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_RMSK                                     0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_DIV_BMSK                              0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_DIV_SHFT                                   0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_CORE_ON_BMSK                       0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_CORE_ON_SHFT                          0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                     0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                        0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                    0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                       0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_WAKEUP_BMSK                                   0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_WAKEUP_SHFT                                     0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_SLEEP_BMSK                                     0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_SLEEP_SHFT                                      0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f000)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f000)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_N_BMSK                                               0x40
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_N_SHFT                                                0x6
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_M_BMSK                                               0x20
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_M_SHFT                                                0x5
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_LPASS_LPAIF_PCM0_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f004)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f004)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_LPASS_LPAIF_PCM0_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_PCM0_M_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f008)
#define HWIO_LPASS_LPAIF_PCM0_M_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f008)
#define HWIO_LPASS_LPAIF_PCM0_M_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM0_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_M_ADDR, HWIO_LPASS_LPAIF_PCM0_M_RMSK)
#define HWIO_LPASS_LPAIF_PCM0_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM0_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM0_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM0_M_ADDR,m,v,HWIO_LPASS_LPAIF_PCM0_M_IN)
#define HWIO_LPASS_LPAIF_PCM0_M_M_BMSK                                                          0xffff
#define HWIO_LPASS_LPAIF_PCM0_M_M_SHFT                                                             0x0

#define HWIO_LPASS_LPAIF_PCM0_N_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f00c)
#define HWIO_LPASS_LPAIF_PCM0_N_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_LPASS_LPAIF_PCM0_N_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM0_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_N_ADDR, HWIO_LPASS_LPAIF_PCM0_N_RMSK)
#define HWIO_LPASS_LPAIF_PCM0_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM0_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM0_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM0_N_ADDR,m,v,HWIO_LPASS_LPAIF_PCM0_N_IN)
#define HWIO_LPASS_LPAIF_PCM0_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_LPASS_LPAIF_PCM0_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PCM0_D_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f010)
#define HWIO_LPASS_LPAIF_PCM0_D_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f010)
#define HWIO_LPASS_LPAIF_PCM0_D_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM0_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_D_ADDR, HWIO_LPASS_LPAIF_PCM0_D_RMSK)
#define HWIO_LPASS_LPAIF_PCM0_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM0_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM0_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM0_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM0_D_ADDR,m,v,HWIO_LPASS_LPAIF_PCM0_D_IN)
#define HWIO_LPASS_LPAIF_PCM0_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_LPASS_LPAIF_PCM0_D_NOT_2D_SHFT                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_RMSK                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_IBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0000f018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0000f018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_RMSK                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_EBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010000)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010000)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_N_BMSK                                               0x40
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_N_SHFT                                                0x6
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_M_BMSK                                               0x20
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_M_SHFT                                                0x5
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_LPASS_LPAIF_PCM1_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010004)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010004)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_LPASS_LPAIF_PCM1_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_PCM1_M_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010008)
#define HWIO_LPASS_LPAIF_PCM1_M_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010008)
#define HWIO_LPASS_LPAIF_PCM1_M_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM1_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_M_ADDR, HWIO_LPASS_LPAIF_PCM1_M_RMSK)
#define HWIO_LPASS_LPAIF_PCM1_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM1_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM1_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM1_M_ADDR,m,v,HWIO_LPASS_LPAIF_PCM1_M_IN)
#define HWIO_LPASS_LPAIF_PCM1_M_M_BMSK                                                          0xffff
#define HWIO_LPASS_LPAIF_PCM1_M_M_SHFT                                                             0x0

#define HWIO_LPASS_LPAIF_PCM1_N_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001000c)
#define HWIO_LPASS_LPAIF_PCM1_N_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001000c)
#define HWIO_LPASS_LPAIF_PCM1_N_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM1_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_N_ADDR, HWIO_LPASS_LPAIF_PCM1_N_RMSK)
#define HWIO_LPASS_LPAIF_PCM1_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM1_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM1_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM1_N_ADDR,m,v,HWIO_LPASS_LPAIF_PCM1_N_IN)
#define HWIO_LPASS_LPAIF_PCM1_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_LPASS_LPAIF_PCM1_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PCM1_D_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010010)
#define HWIO_LPASS_LPAIF_PCM1_D_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010010)
#define HWIO_LPASS_LPAIF_PCM1_D_RMSK                                                            0xffff
#define HWIO_LPASS_LPAIF_PCM1_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_D_ADDR, HWIO_LPASS_LPAIF_PCM1_D_RMSK)
#define HWIO_LPASS_LPAIF_PCM1_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCM1_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PCM1_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCM1_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PCM1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCM1_D_ADDR,m,v,HWIO_LPASS_LPAIF_PCM1_D_IN)
#define HWIO_LPASS_LPAIF_PCM1_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_LPASS_LPAIF_PCM1_D_NOT_2D_SHFT                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_RMSK                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_IBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x00010018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00010018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_RMSK                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_EBIT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011000)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011000)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR, HWIO_LPASS_RESAMPLER_CMD_RCGR_RMSK)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR,m,v,HWIO_LPASS_RESAMPLER_CMD_RCGR_IN)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011004)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011004)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR, HWIO_LPASS_RESAMPLER_CFG_RCGR_RMSK)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR,m,v,HWIO_LPASS_RESAMPLER_CFG_RCGR_IN)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_LPASS_RESAMPLER_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011008)
#define HWIO_LPASS_RESAMPLER_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011008)
#define HWIO_LPASS_RESAMPLER_M_RMSK                                                               0xff
#define HWIO_LPASS_RESAMPLER_M_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_M_ADDR, HWIO_LPASS_RESAMPLER_M_RMSK)
#define HWIO_LPASS_RESAMPLER_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_M_ADDR, m)
#define HWIO_LPASS_RESAMPLER_M_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_M_ADDR,v)
#define HWIO_LPASS_RESAMPLER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_M_ADDR,m,v,HWIO_LPASS_RESAMPLER_M_IN)
#define HWIO_LPASS_RESAMPLER_M_M_BMSK                                                             0xff
#define HWIO_LPASS_RESAMPLER_M_M_SHFT                                                              0x0

#define HWIO_LPASS_RESAMPLER_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001100c)
#define HWIO_LPASS_RESAMPLER_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001100c)
#define HWIO_LPASS_RESAMPLER_N_RMSK                                                               0xff
#define HWIO_LPASS_RESAMPLER_N_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_N_ADDR, HWIO_LPASS_RESAMPLER_N_RMSK)
#define HWIO_LPASS_RESAMPLER_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_N_ADDR, m)
#define HWIO_LPASS_RESAMPLER_N_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_N_ADDR,v)
#define HWIO_LPASS_RESAMPLER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_N_ADDR,m,v,HWIO_LPASS_RESAMPLER_N_IN)
#define HWIO_LPASS_RESAMPLER_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_LPASS_RESAMPLER_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_LPASS_RESAMPLER_D_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011010)
#define HWIO_LPASS_RESAMPLER_D_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011010)
#define HWIO_LPASS_RESAMPLER_D_RMSK                                                               0xff
#define HWIO_LPASS_RESAMPLER_D_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_D_ADDR, HWIO_LPASS_RESAMPLER_D_RMSK)
#define HWIO_LPASS_RESAMPLER_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_D_ADDR, m)
#define HWIO_LPASS_RESAMPLER_D_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_D_ADDR,v)
#define HWIO_LPASS_RESAMPLER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_D_ADDR,m,v,HWIO_LPASS_RESAMPLER_D_IN)
#define HWIO_LPASS_RESAMPLER_D_NOT_2D_BMSK                                                        0xff
#define HWIO_LPASS_RESAMPLER_D_NOT_2D_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011014)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011014)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CORE_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_ADDR                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00011018)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_OFFS                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00011018)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_RMSK                                    0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_DIV_BMSK                             0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_DIV_SHFT                                  0x10
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_CORE_ON_BMSK                      0x4000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_CORE_ON_SHFT                         0xe
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                    0x2000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                       0xd
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                   0x1000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                      0xc
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_WAKEUP_BMSK                                  0xf00
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_WAKEUP_SHFT                                    0x8
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_SLEEP_BMSK                                    0xf0
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_SLEEP_SHFT                                     0x4
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_HW_CTL_BMSK                                    0x2
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_HW_CTL_SHFT                                    0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_LFABIF_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_LPASS_SLIMBUS_CMD_RCGR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012000)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLIMBUS_CMD_RCGR_ADDR, HWIO_LPASS_SLIMBUS_CMD_RCGR_RMSK)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLIMBUS_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLIMBUS_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLIMBUS_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SLIMBUS_CMD_RCGR_IN)
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_N_BMSK                                                  0x40
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_N_SHFT                                                   0x6
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_M_BMSK                                                  0x20
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_M_SHFT                                                   0x5
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_LPASS_SLIMBUS_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_LPASS_SLIMBUS_CFG_RCGR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012004)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012004)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLIMBUS_CFG_RCGR_ADDR, HWIO_LPASS_SLIMBUS_CFG_RCGR_RMSK)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLIMBUS_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLIMBUS_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLIMBUS_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SLIMBUS_CFG_RCGR_IN)
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_LPASS_SLIMBUS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_LPASS_SLIMBUS_M_ADDR                                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012008)
#define HWIO_LPASS_SLIMBUS_M_OFFS                                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012008)
#define HWIO_LPASS_SLIMBUS_M_RMSK                                                                 0xff
#define HWIO_LPASS_SLIMBUS_M_IN          \
        in_dword_masked(HWIO_LPASS_SLIMBUS_M_ADDR, HWIO_LPASS_SLIMBUS_M_RMSK)
#define HWIO_LPASS_SLIMBUS_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLIMBUS_M_ADDR, m)
#define HWIO_LPASS_SLIMBUS_M_OUT(v)      \
        out_dword(HWIO_LPASS_SLIMBUS_M_ADDR,v)
#define HWIO_LPASS_SLIMBUS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLIMBUS_M_ADDR,m,v,HWIO_LPASS_SLIMBUS_M_IN)
#define HWIO_LPASS_SLIMBUS_M_M_BMSK                                                               0xff
#define HWIO_LPASS_SLIMBUS_M_M_SHFT                                                                0x0

#define HWIO_LPASS_SLIMBUS_N_ADDR                                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001200c)
#define HWIO_LPASS_SLIMBUS_N_OFFS                                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001200c)
#define HWIO_LPASS_SLIMBUS_N_RMSK                                                                 0xff
#define HWIO_LPASS_SLIMBUS_N_IN          \
        in_dword_masked(HWIO_LPASS_SLIMBUS_N_ADDR, HWIO_LPASS_SLIMBUS_N_RMSK)
#define HWIO_LPASS_SLIMBUS_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLIMBUS_N_ADDR, m)
#define HWIO_LPASS_SLIMBUS_N_OUT(v)      \
        out_dword(HWIO_LPASS_SLIMBUS_N_ADDR,v)
#define HWIO_LPASS_SLIMBUS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLIMBUS_N_ADDR,m,v,HWIO_LPASS_SLIMBUS_N_IN)
#define HWIO_LPASS_SLIMBUS_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_LPASS_SLIMBUS_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_LPASS_SLIMBUS_D_ADDR                                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012010)
#define HWIO_LPASS_SLIMBUS_D_OFFS                                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012010)
#define HWIO_LPASS_SLIMBUS_D_RMSK                                                                 0xff
#define HWIO_LPASS_SLIMBUS_D_IN          \
        in_dword_masked(HWIO_LPASS_SLIMBUS_D_ADDR, HWIO_LPASS_SLIMBUS_D_RMSK)
#define HWIO_LPASS_SLIMBUS_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLIMBUS_D_ADDR, m)
#define HWIO_LPASS_SLIMBUS_D_OUT(v)      \
        out_dword(HWIO_LPASS_SLIMBUS_D_ADDR,v)
#define HWIO_LPASS_SLIMBUS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLIMBUS_D_ADDR,m,v,HWIO_LPASS_SLIMBUS_D_IN)
#define HWIO_LPASS_SLIMBUS_D_NOT_2D_BMSK                                                          0xff
#define HWIO_LPASS_SLIMBUS_D_NOT_2D_SHFT                                                           0x0

#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012014)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012014)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_CORE_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00012018)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00012018)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_CORE_SLIMBUS_LFABIF_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00013000)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00013004)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_LPASS_LPAIF_PCMOE_M_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00013008)
#define HWIO_LPASS_LPAIF_PCMOE_M_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_LPASS_LPAIF_PCMOE_M_RMSK                                                             0xff
#define HWIO_LPASS_LPAIF_PCMOE_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_M_ADDR, HWIO_LPASS_LPAIF_PCMOE_M_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_M_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_M_IN)
#define HWIO_LPASS_LPAIF_PCMOE_M_M_BMSK                                                           0xff
#define HWIO_LPASS_LPAIF_PCMOE_M_M_SHFT                                                            0x0

#define HWIO_LPASS_LPAIF_PCMOE_N_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001300c)
#define HWIO_LPASS_LPAIF_PCMOE_N_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_LPASS_LPAIF_PCMOE_N_RMSK                                                             0xff
#define HWIO_LPASS_LPAIF_PCMOE_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_N_ADDR, HWIO_LPASS_LPAIF_PCMOE_N_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_N_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_N_IN)
#define HWIO_LPASS_LPAIF_PCMOE_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_LPASS_LPAIF_PCMOE_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_LPASS_LPAIF_PCMOE_D_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00013010)
#define HWIO_LPASS_LPAIF_PCMOE_D_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_LPASS_LPAIF_PCMOE_D_RMSK                                                             0xff
#define HWIO_LPASS_LPAIF_PCMOE_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_D_ADDR, HWIO_LPASS_LPAIF_PCMOE_D_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_D_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_D_IN)
#define HWIO_LPASS_LPAIF_PCMOE_D_NOT_2D_BMSK                                                      0xff
#define HWIO_LPASS_LPAIF_PCMOE_D_NOT_2D_SHFT                                                       0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00013014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OFFS                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_RMSK                                   0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                           0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                 0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_DIV_BMSK                            0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_DIV_SHFT                                 0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_CORE_ON_BMSK                     0x4000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_CORE_ON_SHFT                        0xe
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                   0x2000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                      0xd
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                  0x1000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                     0xc
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_WAKEUP_BMSK                                 0xf00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_WAKEUP_SHFT                                   0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_SLEEP_BMSK                                   0xf0
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_SLEEP_SHFT                                    0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                   0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                               0x0

#define HWIO_LPASS_Q6CORE_CMD_RCGR_ADDR                                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x00014000)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_OFFS                                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_RMSK                                                     0x800000f3
#define HWIO_LPASS_Q6CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_Q6CORE_CMD_RCGR_ADDR, HWIO_LPASS_Q6CORE_CMD_RCGR_RMSK)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6CORE_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6CORE_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6CORE_CMD_RCGR_ADDR,m,v,HWIO_LPASS_Q6CORE_CMD_RCGR_IN)
#define HWIO_LPASS_Q6CORE_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_LPASS_Q6CORE_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_D_BMSK                                                   0x80
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_D_SHFT                                                    0x7
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_N_BMSK                                                   0x40
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_N_SHFT                                                    0x6
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_M_BMSK                                                   0x20
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_M_SHFT                                                    0x5
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_LPASS_Q6CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_LPASS_Q6CORE_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_LPASS_Q6CORE_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_LPASS_Q6CORE_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_LPASS_Q6CORE_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_LPASS_Q6CORE_CFG_RCGR_ADDR                                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x00014004)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_OFFS                                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00014004)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_RMSK                                                         0x371f
#define HWIO_LPASS_Q6CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_Q6CORE_CFG_RCGR_ADDR, HWIO_LPASS_Q6CORE_CFG_RCGR_RMSK)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6CORE_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6CORE_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6CORE_CFG_RCGR_ADDR,m,v,HWIO_LPASS_Q6CORE_CFG_RCGR_IN)
#define HWIO_LPASS_Q6CORE_CFG_RCGR_MODE_BMSK                                                    0x3000
#define HWIO_LPASS_Q6CORE_CFG_RCGR_MODE_SHFT                                                       0xc
#define HWIO_LPASS_Q6CORE_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_LPASS_Q6CORE_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_LPASS_Q6CORE_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_LPASS_Q6CORE_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_LPASS_Q6CORE_M_ADDR                                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00014008)
#define HWIO_LPASS_Q6CORE_M_OFFS                                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00014008)
#define HWIO_LPASS_Q6CORE_M_RMSK                                                                  0xff
#define HWIO_LPASS_Q6CORE_M_IN          \
        in_dword_masked(HWIO_LPASS_Q6CORE_M_ADDR, HWIO_LPASS_Q6CORE_M_RMSK)
#define HWIO_LPASS_Q6CORE_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6CORE_M_ADDR, m)
#define HWIO_LPASS_Q6CORE_M_OUT(v)      \
        out_dword(HWIO_LPASS_Q6CORE_M_ADDR,v)
#define HWIO_LPASS_Q6CORE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6CORE_M_ADDR,m,v,HWIO_LPASS_Q6CORE_M_IN)
#define HWIO_LPASS_Q6CORE_M_M_BMSK                                                                0xff
#define HWIO_LPASS_Q6CORE_M_M_SHFT                                                                 0x0

#define HWIO_LPASS_Q6CORE_N_ADDR                                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001400c)
#define HWIO_LPASS_Q6CORE_N_OFFS                                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001400c)
#define HWIO_LPASS_Q6CORE_N_RMSK                                                                  0xff
#define HWIO_LPASS_Q6CORE_N_IN          \
        in_dword_masked(HWIO_LPASS_Q6CORE_N_ADDR, HWIO_LPASS_Q6CORE_N_RMSK)
#define HWIO_LPASS_Q6CORE_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6CORE_N_ADDR, m)
#define HWIO_LPASS_Q6CORE_N_OUT(v)      \
        out_dword(HWIO_LPASS_Q6CORE_N_ADDR,v)
#define HWIO_LPASS_Q6CORE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6CORE_N_ADDR,m,v,HWIO_LPASS_Q6CORE_N_IN)
#define HWIO_LPASS_Q6CORE_N_NOT_N_MINUS_M_BMSK                                                    0xff
#define HWIO_LPASS_Q6CORE_N_NOT_N_MINUS_M_SHFT                                                     0x0

#define HWIO_LPASS_Q6CORE_D_ADDR                                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00014010)
#define HWIO_LPASS_Q6CORE_D_OFFS                                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00014010)
#define HWIO_LPASS_Q6CORE_D_RMSK                                                                  0xff
#define HWIO_LPASS_Q6CORE_D_IN          \
        in_dword_masked(HWIO_LPASS_Q6CORE_D_ADDR, HWIO_LPASS_Q6CORE_D_RMSK)
#define HWIO_LPASS_Q6CORE_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6CORE_D_ADDR, m)
#define HWIO_LPASS_Q6CORE_D_OUT(v)      \
        out_dword(HWIO_LPASS_Q6CORE_D_ADDR,v)
#define HWIO_LPASS_Q6CORE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6CORE_D_ADDR,m,v,HWIO_LPASS_Q6CORE_D_IN)
#define HWIO_LPASS_Q6CORE_D_NOT_2D_BMSK                                                           0xff
#define HWIO_LPASS_Q6CORE_D_NOT_2D_SHFT                                                            0x0

#define HWIO_LPASS_SLEEP_CMD_RCGR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00015000)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_LPASS_SLEEP_CMD_RCGR_RMSK                                                      0x800000f3
#define HWIO_LPASS_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR, HWIO_LPASS_SLEEP_CMD_RCGR_RMSK)
#define HWIO_LPASS_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SLEEP_CMD_RCGR_IN)
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_D_BMSK                                                    0x80
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_D_SHFT                                                     0x7
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_N_BMSK                                                    0x40
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_N_SHFT                                                     0x6
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_M_BMSK                                                    0x20
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_M_SHFT                                                     0x5
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_LPASS_SLEEP_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_LPASS_SLEEP_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_LPASS_SLEEP_CFG_RCGR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00015004)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_LPASS_SLEEP_CFG_RCGR_RMSK                                                          0x371f
#define HWIO_LPASS_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR, HWIO_LPASS_SLEEP_CFG_RCGR_RMSK)
#define HWIO_LPASS_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SLEEP_CFG_RCGR_IN)
#define HWIO_LPASS_SLEEP_CFG_RCGR_MODE_BMSK                                                     0x3000
#define HWIO_LPASS_SLEEP_CFG_RCGR_MODE_SHFT                                                        0xc
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016000)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CMD_RCGR_ADDR, HWIO_LPASS_Q6_SPDM_CMD_RCGR_RMSK)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6_SPDM_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6_SPDM_CMD_RCGR_ADDR,m,v,HWIO_LPASS_Q6_SPDM_CMD_RCGR_IN)
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_N_BMSK                                                  0x40
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_N_SHFT                                                   0x6
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_M_BMSK                                                  0x20
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_M_SHFT                                                   0x5
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_LPASS_Q6_SPDM_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_LPASS_SPDM_CMD_RCGR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016000)
#define HWIO_LPASS_SPDM_CMD_RCGR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_LPASS_SPDM_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_LPASS_SPDM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SPDM_CMD_RCGR_ADDR, HWIO_LPASS_SPDM_CMD_RCGR_RMSK)
#define HWIO_LPASS_SPDM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDM_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SPDM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDM_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SPDM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDM_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SPDM_CMD_RCGR_IN)
#define HWIO_LPASS_SPDM_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_SPDM_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_LPASS_SPDM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_LPASS_SPDM_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_LPASS_SPDM_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_LPASS_SPDM_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_LPASS_SPDM_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016004)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CFG_RCGR_ADDR, HWIO_LPASS_Q6_SPDM_CFG_RCGR_RMSK)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6_SPDM_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6_SPDM_CFG_RCGR_ADDR,m,v,HWIO_LPASS_Q6_SPDM_CFG_RCGR_IN)
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_LPASS_Q6_SPDM_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_LPASS_SPDM_CFG_RCGR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016004)
#define HWIO_LPASS_SPDM_CFG_RCGR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_LPASS_SPDM_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_LPASS_SPDM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SPDM_CFG_RCGR_ADDR, HWIO_LPASS_SPDM_CFG_RCGR_RMSK)
#define HWIO_LPASS_SPDM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDM_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SPDM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDM_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SPDM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDM_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SPDM_CFG_RCGR_IN)
#define HWIO_LPASS_SPDM_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_LPASS_SPDM_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_LPASS_SPDM_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_LPASS_SPDM_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_LPASS_SPDM_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_LPASS_SPDM_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_LPASS_Q6_SPDM_CBCR_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016014)
#define HWIO_LPASS_Q6_SPDM_CBCR_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016014)
#define HWIO_LPASS_Q6_SPDM_CBCR_RMSK                                                        0x81ff7ff3
#define HWIO_LPASS_Q6_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CBCR_ADDR, HWIO_LPASS_Q6_SPDM_CBCR_RMSK)
#define HWIO_LPASS_Q6_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6_SPDM_CBCR_ADDR, m)
#define HWIO_LPASS_Q6_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6_SPDM_CBCR_ADDR,v)
#define HWIO_LPASS_Q6_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6_SPDM_CBCR_ADDR,m,v,HWIO_LPASS_Q6_SPDM_CBCR_IN)
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_DIV_BMSK                                                 0x1ff0000
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_Q6_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_Q6_SPDM_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_Q6_SPDM_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_Q6_SPDM_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_Q6_SPDM_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_Q6_SPDM_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_Q6_SPDM_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_Q6_SPDM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016014)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016014)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_RMSK                                             0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_DIV_BMSK                                      0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_DIV_SHFT                                           0x10
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SPDM_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_AHB_SPDM_CBCR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00016018)
#define HWIO_LPASS_AHB_SPDM_CBCR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00016018)
#define HWIO_LPASS_AHB_SPDM_CBCR_RMSK                                                       0x81ff7ff3
#define HWIO_LPASS_AHB_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AHB_SPDM_CBCR_ADDR, HWIO_LPASS_AHB_SPDM_CBCR_RMSK)
#define HWIO_LPASS_AHB_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHB_SPDM_CBCR_ADDR, m)
#define HWIO_LPASS_AHB_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AHB_SPDM_CBCR_ADDR,v)
#define HWIO_LPASS_AHB_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHB_SPDM_CBCR_ADDR,m,v,HWIO_LPASS_AHB_SPDM_CBCR_IN)
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_DIV_BMSK                                                0x1ff0000
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_DIV_SHFT                                                     0x10
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_LPASS_AHB_SPDM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_LPASS_AHB_SPDM_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_LPASS_AHB_SPDM_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_LPASS_AHB_SPDM_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_LPASS_AHB_SPDM_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_LPASS_AHB_SPDM_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AHB_SPDM_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AHB_SPDM_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_XO_CMD_RCGR_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00017000)
#define HWIO_LPASS_XO_CMD_RCGR_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_LPASS_XO_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_LPASS_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_XO_CMD_RCGR_ADDR, HWIO_LPASS_XO_CMD_RCGR_RMSK)
#define HWIO_LPASS_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_XO_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_XO_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_XO_CMD_RCGR_ADDR,m,v,HWIO_LPASS_XO_CMD_RCGR_IN)
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_N_BMSK                                                       0x40
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_N_SHFT                                                        0x6
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_M_BMSK                                                       0x20
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_M_SHFT                                                        0x5
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_LPASS_XO_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_LPASS_XO_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_LPASS_XO_CFG_RCGR_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00017004)
#define HWIO_LPASS_XO_CFG_RCGR_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_LPASS_XO_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_LPASS_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_XO_CFG_RCGR_ADDR, HWIO_LPASS_XO_CFG_RCGR_RMSK)
#define HWIO_LPASS_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_XO_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_XO_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_XO_CFG_RCGR_ADDR,m,v,HWIO_LPASS_XO_CFG_RCGR_IN)
#define HWIO_LPASS_XO_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_LPASS_XO_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_LPASS_XO_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_LPASS_XO_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_LPASS_XO_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_LPASS_XO_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00018000)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00018000)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_CMD_RCGR_ADDR, HWIO_LPASS_AHBFABRIC_CMD_RCGR_RMSK)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_LPASS_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_LPASS_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_ADDR                                                  (LPASS_LPASS_CC_REG_REG_BASE      + 0x00018004)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_OFFS                                                  (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00018004)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_CFG_RCGR_ADDR, HWIO_LPASS_AHBFABRIC_CFG_RCGR_RMSK)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_LPASS_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_LPASS_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_LPASS_AHBFABRIC_M_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00018008)
#define HWIO_LPASS_AHBFABRIC_M_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00018008)
#define HWIO_LPASS_AHBFABRIC_M_RMSK                                                               0xff
#define HWIO_LPASS_AHBFABRIC_M_IN          \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_M_ADDR, HWIO_LPASS_AHBFABRIC_M_RMSK)
#define HWIO_LPASS_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_M_ADDR, m)
#define HWIO_LPASS_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_LPASS_AHBFABRIC_M_ADDR,v)
#define HWIO_LPASS_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHBFABRIC_M_ADDR,m,v,HWIO_LPASS_AHBFABRIC_M_IN)
#define HWIO_LPASS_AHBFABRIC_M_M_BMSK                                                             0xff
#define HWIO_LPASS_AHBFABRIC_M_M_SHFT                                                              0x0

#define HWIO_LPASS_AHBFABRIC_N_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001800c)
#define HWIO_LPASS_AHBFABRIC_N_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001800c)
#define HWIO_LPASS_AHBFABRIC_N_RMSK                                                               0xff
#define HWIO_LPASS_AHBFABRIC_N_IN          \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_N_ADDR, HWIO_LPASS_AHBFABRIC_N_RMSK)
#define HWIO_LPASS_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_N_ADDR, m)
#define HWIO_LPASS_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_LPASS_AHBFABRIC_N_ADDR,v)
#define HWIO_LPASS_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHBFABRIC_N_ADDR,m,v,HWIO_LPASS_AHBFABRIC_N_IN)
#define HWIO_LPASS_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_LPASS_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_LPASS_AHBFABRIC_D_ADDR                                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00018010)
#define HWIO_LPASS_AHBFABRIC_D_OFFS                                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00018010)
#define HWIO_LPASS_AHBFABRIC_D_RMSK                                                               0xff
#define HWIO_LPASS_AHBFABRIC_D_IN          \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_D_ADDR, HWIO_LPASS_AHBFABRIC_D_RMSK)
#define HWIO_LPASS_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_AHBFABRIC_D_ADDR, m)
#define HWIO_LPASS_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_LPASS_AHBFABRIC_D_ADDR,v)
#define HWIO_LPASS_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AHBFABRIC_D_ADDR,m,v,HWIO_LPASS_AHBFABRIC_D_IN)
#define HWIO_LPASS_AHBFABRIC_D_NOT_2D_BMSK                                                        0xff
#define HWIO_LPASS_AHBFABRIC_D_NOT_2D_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x00019000)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00019000)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_RMSK                                                 0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_DIV_BMSK                                          0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00019004)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00019004)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_RMSK                                            0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_DIV_BMSK                                     0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00019008)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00019008)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_RMSK                                            0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_DIV_BMSK                                     0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001900c)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001900c)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_RMSK                                            0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_DIV_BMSK                                     0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00019010)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00019010)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_RMSK                                            0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_DIV_BMSK                                     0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a000)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_RMSK                                          0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_DIV_BMSK                                   0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_DIV_SHFT                                        0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_CORE_ON_BMSK                            0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_CORE_ON_SHFT                               0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                          0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                             0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                         0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                            0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_WAKEUP_BMSK                                        0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_WAKEUP_SHFT                                          0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_SLEEP_BMSK                                          0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_SLEEP_SHFT                                           0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_CSR_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_RMSK                                                0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_DIV_BMSK                                         0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_LPASS_AUDIO_CORE_BSTC_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_RMSK                                           0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_DIV_BMSK                                    0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_DIV_SHFT                                         0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_RMSK                                           0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_DIV_BMSK                                    0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_DIV_SHFT                                         0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_XO_V2_CBCR_CLK_ENABLE_SHFT                                       0x0


#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a008)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a00c)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a00c)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_BT_XO_V2_CBCR_CLK_ENABLE_SHFT                                    0x0


#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a00c)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a00c)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a010)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a010)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_FM_XO_V2_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a010)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a010)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_RMSK                                        0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_DIV_BMSK                                 0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_DIV_SHFT                                      0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_ENABLE_SHFT                                    0x0



#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_ADDR                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001a014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_OFFS                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001a014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_RMSK                                   0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_OFF_BMSK                           0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_OFF_SHFT                                 0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_DIV_BMSK                            0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_DIV_SHFT                                 0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                     0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                        0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                   0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                      0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                  0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                     0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_WAKEUP_BMSK                                 0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_WAKEUP_SHFT                                   0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_SLEEP_BMSK                                   0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_SLEEP_SHFT                                    0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_HW_CTL_BMSK                                   0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_HW_CTL_SHFT                                   0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_ENABLE_BMSK                               0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_AVTIMER_XO_CBCR_CLK_ENABLE_SHFT                               0x0

#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001b000)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_RMSK                                            0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_DIV_BMSK                                     0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001b004)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_RMSK                                          0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_DIV_BMSK                                   0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_DIV_SHFT                                        0x10
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_CORE_ON_BMSK                            0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_CORE_ON_SHFT                               0xe
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                          0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                             0xd
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                         0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                            0xc
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_WAKEUP_BMSK                                        0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_WAKEUP_SHFT                                          0x8
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_SLEEP_BMSK                                          0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_SLEEP_SHFT                                           0x4
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001c000)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_RMSK                                                 0x81ff7ff3
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_ADDR, HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_IN)
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_DIV_BMSK                                          0x1ff0000
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_Q6SS_TCM_SLAVE_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001d000)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001d000)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_RMSK                                                 0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_DIV_BMSK                                          0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_CSR_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_ADDR                                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001e000)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_OFFS                                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001e000)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_RMSK                                                 0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_DML_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_DML_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_DML_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_DML_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_DML_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_DML_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_DIV_BMSK                                          0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_DML_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001f000)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_RMSK                                     0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_DIV_BMSK                              0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_DIV_SHFT                                   0x10
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_CORE_ON_BMSK                       0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_CORE_ON_SHFT                          0xe
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                     0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                        0xd
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                    0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                       0xc
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_WAKEUP_BMSK                                   0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_WAKEUP_SHFT                                     0x8
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_SLEEP_BMSK                                     0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_SLEEP_SHFT                                      0x4
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_ADDR                                              (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001f000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_OFFS                                              (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_RMSK                                              0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_DIV_BMSK                                       0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_DIV_SHFT                                            0x10
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_ADDR                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0001f004)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_OFFS                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_RMSK                                      0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_DIV_BMSK                               0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_DIV_SHFT                                    0x10
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00020000)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_RMSK                                             0x80000003
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_CORE_TIMEOUT_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x00020004)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_RMSK                                          0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_WRAPPER_TIMEOUT_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00021000)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_RMSK                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_CORE_SECURITY_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_ADDR                                         (LPASS_LPASS_CC_REG_REG_BASE      + 0x00021004)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_OFFS                                         (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_RMSK                                         0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_DIV_BMSK                                  0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_DIV_SHFT                                       0x10
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_HW_CTL_BMSK                                         0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_HW_CTL_SHFT                                         0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SECURITY_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00022000)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00022000)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_RMSK                                                0x81ff7ff3
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_ADDR, HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_IN)
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_DIV_BMSK                                         0x1ff0000
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_LPASS_Q6SS_AHB_LFABIF_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_LPASS_Q6SS_AHBM_CBCR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x00022004)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00022004)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_Q6SS_AHBM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_AHBM_CBCR_ADDR, HWIO_LPASS_Q6SS_AHBM_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_AHBM_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_AHBM_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_AHBM_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_AHBM_CBCR_IN)
#define HWIO_LPASS_Q6SS_AHBM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_Q6SS_AHBM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_Q6SS_AHBM_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_Q6SS_AHBM_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_Q6SS_AHBM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_Q6SS_AHBM_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x00023000)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_RMSK                                          0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_DIV_BMSK                                   0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_DIV_SHFT                                        0x10
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_CORE_ON_BMSK                            0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_CORE_ON_SHFT                               0xe
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                          0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                             0xd
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                         0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                            0xc
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_WAKEUP_BMSK                                        0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_WAKEUP_SHFT                                          0x8
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_SLEEP_BMSK                                          0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_SLEEP_SHFT                                           0x4
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_WRAPPER_LCC_CSR_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_ADDR                                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x00024000)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_OFFS                                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00024000)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_RMSK                                               0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_WRAPPER_BR_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00025000)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_RMSK                                             0x81ff7ff3
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_DIV_BMSK                                      0x1ff0000
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_DIV_SHFT                                           0x10
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SMEM_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_Q6SS_XO_CBCR_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x00026000)
#define HWIO_LPASS_Q6SS_XO_CBCR_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00026000)
#define HWIO_LPASS_Q6SS_XO_CBCR_RMSK                                                        0x81ff7ff3
#define HWIO_LPASS_Q6SS_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_XO_CBCR_ADDR, HWIO_LPASS_Q6SS_XO_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_XO_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_XO_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_XO_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_XO_CBCR_IN)
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_DIV_BMSK                                                 0x1ff0000
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_Q6SS_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_Q6SS_XO_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_Q6SS_XO_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_Q6SS_XO_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_Q6SS_XO_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_Q6SS_XO_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_Q6SS_XO_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_Q6SS_XO_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_Q6SS_SLP_CBCR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00026004)
#define HWIO_LPASS_Q6SS_SLP_CBCR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00026004)
#define HWIO_LPASS_Q6SS_SLP_CBCR_RMSK                                                       0x81ff7ff3
#define HWIO_LPASS_Q6SS_SLP_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_SLP_CBCR_ADDR, HWIO_LPASS_Q6SS_SLP_CBCR_RMSK)
#define HWIO_LPASS_Q6SS_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_SLP_CBCR_ADDR, m)
#define HWIO_LPASS_Q6SS_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_SLP_CBCR_ADDR,v)
#define HWIO_LPASS_Q6SS_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_SLP_CBCR_ADDR,m,v,HWIO_LPASS_Q6SS_SLP_CBCR_IN)
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_DIV_BMSK                                                0x1ff0000
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_DIV_SHFT                                                     0x10
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_LPASS_Q6SS_SLP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_LPASS_Q6SS_SLP_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_LPASS_Q6SS_SLP_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_LPASS_Q6SS_SLP_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_LPASS_Q6SS_SLP_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_LPASS_Q6SS_SLP_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_Q6SS_SLP_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_Q6SS_SLP_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x00027000)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_RMSK                                           0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_WRAPPER_STM_XO_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_ADDR                                 (LPASS_LPASS_CC_REG_REG_BASE      + 0x00028000)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_OFFS                                 (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_RMSK                                 0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_OFF_SHFT                               0x1f
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_DIV_BMSK                          0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_DIV_SHFT                               0x10
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_CORE_ON_BMSK                   0x4000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_CORE_ON_SHFT                      0xe
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                 0x2000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                    0xd
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                0x1000
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                   0xc
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_WAKEUP_BMSK                               0xf00
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_WAKEUP_SHFT                                 0x8
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_SLEEP_BMSK                                 0xf0
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_SLEEP_SHFT                                  0x4
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_HW_CTL_BMSK                                 0x2
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_HW_CTL_SHFT                                 0x1
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_ENABLE_BMSK                             0x1
#define HWIO_LPASS_AUDIO_CORE_IXFABRIC_SPDMTM_CSR_CBCR_CLK_ENABLE_SHFT                             0x0

#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_ADDR                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x00028004)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_OFFS                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_RMSK                               0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_CLK_OFF_SHFT                             0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_HW_CTL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_HW_CTL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_CLK_ENABLE_BMSK                           0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CSR_CBCR_CLK_ENABLE_SHFT                           0x0


#define HWIO_LPASS_DBG_V1_CLK_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029000)
#define HWIO_LPASS_DBG_V1_CLK_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_LPASS_DBG_V1_CLK_RMSK                                                               0x10ffff
#define HWIO_LPASS_DBG_V1_CLK_IN          \
        in_dword_masked(HWIO_LPASS_DBG_V1_CLK_ADDR, HWIO_LPASS_DBG_V1_CLK_RMSK)
#define HWIO_LPASS_DBG_V1_CLK_INM(m)      \
        in_dword_masked(HWIO_LPASS_DBG_V1_CLK_ADDR, m)
#define HWIO_LPASS_DBG_V1_CLK_OUT(v)      \
        out_dword(HWIO_LPASS_DBG_V1_CLK_ADDR,v)
#define HWIO_LPASS_DBG_V1_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DBG_V1_CLK_ADDR,m,v,HWIO_LPASS_DBG_V1_CLK_IN)
#define HWIO_LPASS_DBG_V1_CLK_DBG_CLK_ENABLE_BMSK                                                0x100000
#define HWIO_LPASS_DBG_V1_CLK_DBG_CLK_ENABLE_SHFT                                                    0x14
#define HWIO_LPASS_DBG_V1_CLK_DBG_CLK_MUX_SEL_BMSK                                                 0xffff
#define HWIO_LPASS_DBG_V1_CLK_DBG_CLK_MUX_SEL_SHFT                                                    0x0



#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029000)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ADDR, HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_IN)
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_LPASS_SPDIFTX_BMC_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029004)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_ADDR, HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_IN)
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_LPASS_SPDIFTX_BMC_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_LPASS_SPDIFTX_BMC_M_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029008)
#define HWIO_LPASS_SPDIFTX_BMC_M_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_LPASS_SPDIFTX_BMC_M_RMSK                                                           0xffff
#define HWIO_LPASS_SPDIFTX_BMC_M_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_M_ADDR, HWIO_LPASS_SPDIFTX_BMC_M_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_M_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_M_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_M_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_M_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_M_IN)
#define HWIO_LPASS_SPDIFTX_BMC_M_M_BMSK                                                         0xffff
#define HWIO_LPASS_SPDIFTX_BMC_M_M_SHFT                                                            0x0

#define HWIO_LPASS_SPDIFTX_BMC_N_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002900c)
#define HWIO_LPASS_SPDIFTX_BMC_N_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_LPASS_SPDIFTX_BMC_N_RMSK                                                           0xffff
#define HWIO_LPASS_SPDIFTX_BMC_N_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_N_ADDR, HWIO_LPASS_SPDIFTX_BMC_N_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_N_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_N_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_N_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_N_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_N_IN)
#define HWIO_LPASS_SPDIFTX_BMC_N_NOT_N_MINUS_M_BMSK                                             0xffff
#define HWIO_LPASS_SPDIFTX_BMC_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_LPASS_SPDIFTX_BMC_D_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029010)
#define HWIO_LPASS_SPDIFTX_BMC_D_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_LPASS_SPDIFTX_BMC_D_RMSK                                                           0xffff
#define HWIO_LPASS_SPDIFTX_BMC_D_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_D_ADDR, HWIO_LPASS_SPDIFTX_BMC_D_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_D_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_D_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_D_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_D_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_D_IN)
#define HWIO_LPASS_SPDIFTX_BMC_D_NOT_2D_BMSK                                                    0xffff
#define HWIO_LPASS_SPDIFTX_BMC_D_NOT_2D_SHFT                                                       0x0

#define HWIO_LPASS_SPDIFTX_BMC_CBCR_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029014)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029014)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_RMSK                                                    0x80000003
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CBCR_ADDR, HWIO_LPASS_SPDIFTX_BMC_CBCR_RMSK)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_BMC_CBCR_ADDR, m)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_BMC_CBCR_ADDR,v)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_BMC_CBCR_ADDR,m,v,HWIO_LPASS_SPDIFTX_BMC_CBCR_IN)
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_LPASS_SPDIFTX_BMC_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00029018)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00029018)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_RMSK                                                   0x80000003
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_AHBS_CBCR_ADDR, HWIO_LPASS_SPDIFTX_AHBS_CBCR_RMSK)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_AHBS_CBCR_ADDR, m)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_AHBS_CBCR_ADDR,v)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_AHBS_CBCR_ADDR,m,v,HWIO_LPASS_SPDIFTX_AHBS_CBCR_IN)
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_LPASS_SPDIFTX_AHBS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002901c)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002901c)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_RMSK                                                   0x80000003
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_SPDIFTX_AHBM_CBCR_ADDR, HWIO_LPASS_SPDIFTX_AHBM_CBCR_RMSK)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SPDIFTX_AHBM_CBCR_ADDR, m)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_SPDIFTX_AHBM_CBCR_ADDR,v)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SPDIFTX_AHBM_CBCR_ADDR,m,v,HWIO_LPASS_SPDIFTX_AHBM_CBCR_IN)
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_LPASS_SPDIFTX_AHBM_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_LPASS_SIF_CBCR_ADDR                                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002a000)
#define HWIO_LPASS_SIF_CBCR_OFFS                                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002a000)
#define HWIO_LPASS_SIF_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_SIF_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_SIF_CBCR_ADDR, HWIO_LPASS_SIF_CBCR_RMSK)
#define HWIO_LPASS_SIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SIF_CBCR_ADDR, m)
#define HWIO_LPASS_SIF_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_SIF_CBCR_ADDR,v)
#define HWIO_LPASS_SIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SIF_CBCR_ADDR,m,v,HWIO_LPASS_SIF_CBCR_IN)
#define HWIO_LPASS_SIF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_SIF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_SIF_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_SIF_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_SIF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_SIF_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_SIF_AHB_CBCR_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002a004)
#define HWIO_LPASS_SIF_AHB_CBCR_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002a004)
#define HWIO_LPASS_SIF_AHB_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_SIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_SIF_AHB_CBCR_ADDR, HWIO_LPASS_SIF_AHB_CBCR_RMSK)
#define HWIO_LPASS_SIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SIF_AHB_CBCR_ADDR, m)
#define HWIO_LPASS_SIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_SIF_AHB_CBCR_ADDR,v)
#define HWIO_LPASS_SIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SIF_AHB_CBCR_ADDR,m,v,HWIO_LPASS_SIF_AHB_CBCR_IN)
#define HWIO_LPASS_SIF_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_SIF_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_SIF_AHB_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_SIF_AHB_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_SIF_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_SIF_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_HDMIRX_AHB_CBCR_ADDR                                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002b000)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_OFFS                                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_RMSK                                                     0x80000003
#define HWIO_LPASS_HDMIRX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_HDMIRX_AHB_CBCR_ADDR, HWIO_LPASS_HDMIRX_AHB_CBCR_RMSK)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_HDMIRX_AHB_CBCR_ADDR, m)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_HDMIRX_AHB_CBCR_ADDR,v)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_HDMIRX_AHB_CBCR_ADDR,m,v,HWIO_LPASS_HDMIRX_AHB_CBCR_IN)
#define HWIO_LPASS_HDMIRX_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_HDMIRX_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_HDMIRX_AHB_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_LPASS_HDMIRX_AHB_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_LPASS_HDMIRX_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_LPASS_HDMIRX_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_LPASS_DIGCODEC_CMD_RCGR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c000)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CMD_RCGR_ADDR, HWIO_LPASS_DIGCODEC_CMD_RCGR_RMSK)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_CMD_RCGR_ADDR,m,v,HWIO_LPASS_DIGCODEC_CMD_RCGR_IN)
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_LPASS_DIGCODEC_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_LPASS_DIGCODEC_CFG_RCGR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c004)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CFG_RCGR_ADDR, HWIO_LPASS_DIGCODEC_CFG_RCGR_RMSK)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_CFG_RCGR_ADDR,m,v,HWIO_LPASS_DIGCODEC_CFG_RCGR_IN)
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_LPASS_DIGCODEC_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_LPASS_DIGCODEC_M_ADDR                                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c008)
#define HWIO_LPASS_DIGCODEC_M_OFFS                                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_LPASS_DIGCODEC_M_RMSK                                                                0xff
#define HWIO_LPASS_DIGCODEC_M_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_M_ADDR, HWIO_LPASS_DIGCODEC_M_RMSK)
#define HWIO_LPASS_DIGCODEC_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_M_ADDR, m)
#define HWIO_LPASS_DIGCODEC_M_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_M_ADDR,v)
#define HWIO_LPASS_DIGCODEC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_M_ADDR,m,v,HWIO_LPASS_DIGCODEC_M_IN)
#define HWIO_LPASS_DIGCODEC_M_M_BMSK                                                              0xff
#define HWIO_LPASS_DIGCODEC_M_M_SHFT                                                               0x0

#define HWIO_LPASS_DIGCODEC_N_ADDR                                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c00c)
#define HWIO_LPASS_DIGCODEC_N_OFFS                                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c00c)
#define HWIO_LPASS_DIGCODEC_N_RMSK                                                                0xff
#define HWIO_LPASS_DIGCODEC_N_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_N_ADDR, HWIO_LPASS_DIGCODEC_N_RMSK)
#define HWIO_LPASS_DIGCODEC_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_N_ADDR, m)
#define HWIO_LPASS_DIGCODEC_N_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_N_ADDR,v)
#define HWIO_LPASS_DIGCODEC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_N_ADDR,m,v,HWIO_LPASS_DIGCODEC_N_IN)
#define HWIO_LPASS_DIGCODEC_N_NOT_N_MINUS_M_BMSK                                                  0xff
#define HWIO_LPASS_DIGCODEC_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_LPASS_DIGCODEC_D_ADDR                                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c010)
#define HWIO_LPASS_DIGCODEC_D_OFFS                                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c010)
#define HWIO_LPASS_DIGCODEC_D_RMSK                                                                0xff
#define HWIO_LPASS_DIGCODEC_D_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_D_ADDR, HWIO_LPASS_DIGCODEC_D_RMSK)
#define HWIO_LPASS_DIGCODEC_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_D_ADDR, m)
#define HWIO_LPASS_DIGCODEC_D_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_D_ADDR,v)
#define HWIO_LPASS_DIGCODEC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_D_ADDR,m,v,HWIO_LPASS_DIGCODEC_D_IN)
#define HWIO_LPASS_DIGCODEC_D_NOT_2D_BMSK                                                         0xff
#define HWIO_LPASS_DIGCODEC_D_NOT_2D_SHFT                                                          0x0

#define HWIO_LPASS_DIGCODEC_CBCR_ADDR                                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c014)
#define HWIO_LPASS_DIGCODEC_CBCR_OFFS                                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c014)
#define HWIO_LPASS_DIGCODEC_CBCR_RMSK                                                       0x80000003
#define HWIO_LPASS_DIGCODEC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CBCR_ADDR, HWIO_LPASS_DIGCODEC_CBCR_RMSK)
#define HWIO_LPASS_DIGCODEC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_CBCR_ADDR, m)
#define HWIO_LPASS_DIGCODEC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_CBCR_ADDR,v)
#define HWIO_LPASS_DIGCODEC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_CBCR_ADDR,m,v,HWIO_LPASS_DIGCODEC_CBCR_IN)
#define HWIO_LPASS_DIGCODEC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_DIGCODEC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_DIGCODEC_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_DIGCODEC_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_DIGCODEC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_DIGCODEC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_DIGCODEC_AHB_CBCR_ADDR                                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002c018)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_OFFS                                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002c018)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_RMSK                                                   0x80000003
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_DIGCODEC_AHB_CBCR_ADDR, HWIO_LPASS_DIGCODEC_AHB_CBCR_RMSK)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_DIGCODEC_AHB_CBCR_ADDR, m)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_DIGCODEC_AHB_CBCR_ADDR,v)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DIGCODEC_AHB_CBCR_ADDR,m,v,HWIO_LPASS_DIGCODEC_AHB_CBCR_IN)
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_LPASS_DIGCODEC_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_ADDR                                              (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002d000)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_OFFS                                              (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_RMSK                                              0x80000003
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_ADDR, HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_RMSK)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_ADDR, m)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_ADDR,v)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_ADDR,m,v,HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_IN)
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_LPASS_CORE_SMMU_CFG_CLK_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_ADDR                                                (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002d004)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_OFFS                                                (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_RMSK                                                0x80000003
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_ADDR, HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_RMSK)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_ADDR, m)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_ADDR,v)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_ADDR,m,v,HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_IN)
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_LPASS_Q6_SMMU_CFG_CLK_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_LPASS_DBG_V2_CLK_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e000)
#define HWIO_LPASS_DBG_V2_CLK_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_LPASS_DBG_V2_CLK_RMSK                                                               0x10ffff
#define HWIO_LPASS_DBG_V2_CLK_IN          \
        in_dword_masked(HWIO_LPASS_DBG_V2_CLK_ADDR, HWIO_LPASS_DBG_V2_CLK_RMSK)
#define HWIO_LPASS_DBG_V2_CLK_INM(m)      \
        in_dword_masked(HWIO_LPASS_DBG_V2_CLK_ADDR, m)
#define HWIO_LPASS_DBG_V2_CLK_OUT(v)      \
        out_dword(HWIO_LPASS_DBG_V2_CLK_ADDR,v)
#define HWIO_LPASS_DBG_V2_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DBG_V2_CLK_ADDR,m,v,HWIO_LPASS_DBG_V2_CLK_IN)
#define HWIO_LPASS_DBG_V2_CLK_DBG_CLK_ENABLE_BMSK                                                0x100000
#define HWIO_LPASS_DBG_V2_CLK_DBG_CLK_ENABLE_SHFT                                                    0x14
#define HWIO_LPASS_DBG_V2_CLK_DBG_CLK_MUX_SEL_BMSK                                                 0xffff
#define HWIO_LPASS_DBG_V2_CLK_DBG_CLK_MUX_SEL_SHFT                                                    0x0

#define HWIO_LPASS_ATIME_CMD_RCGR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e000)
#define HWIO_LPASS_ATIME_CMD_RCGR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_LPASS_ATIME_CMD_RCGR_RMSK                                                      0x800000f3
#define HWIO_LPASS_ATIME_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_CMD_RCGR_ADDR, HWIO_LPASS_ATIME_CMD_RCGR_RMSK)
#define HWIO_LPASS_ATIME_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_ATIME_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_ATIME_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_CMD_RCGR_ADDR,m,v,HWIO_LPASS_ATIME_CMD_RCGR_IN)
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_D_BMSK                                                    0x80
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_D_SHFT                                                     0x7
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_N_BMSK                                                    0x40
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_N_SHFT                                                     0x6
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_M_BMSK                                                    0x20
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_M_SHFT                                                     0x5
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_LPASS_ATIME_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_LPASS_ATIME_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_LPASS_ATIME_CFG_RCGR_ADDR                                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e004)
#define HWIO_LPASS_ATIME_CFG_RCGR_OFFS                                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_LPASS_ATIME_CFG_RCGR_RMSK                                                          0x371f
#define HWIO_LPASS_ATIME_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_CFG_RCGR_ADDR, HWIO_LPASS_ATIME_CFG_RCGR_RMSK)
#define HWIO_LPASS_ATIME_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_ATIME_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_ATIME_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_CFG_RCGR_ADDR,m,v,HWIO_LPASS_ATIME_CFG_RCGR_IN)
#define HWIO_LPASS_ATIME_CFG_RCGR_MODE_BMSK                                                     0x3000
#define HWIO_LPASS_ATIME_CFG_RCGR_MODE_SHFT                                                        0xc
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_LPASS_ATIME_M_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e008)
#define HWIO_LPASS_ATIME_M_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_LPASS_ATIME_M_RMSK                                                                   0xff
#define HWIO_LPASS_ATIME_M_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_M_ADDR, HWIO_LPASS_ATIME_M_RMSK)
#define HWIO_LPASS_ATIME_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_M_ADDR, m)
#define HWIO_LPASS_ATIME_M_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_M_ADDR,v)
#define HWIO_LPASS_ATIME_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_M_ADDR,m,v,HWIO_LPASS_ATIME_M_IN)
#define HWIO_LPASS_ATIME_M_M_BMSK                                                                 0xff
#define HWIO_LPASS_ATIME_M_M_SHFT                                                                  0x0

#define HWIO_LPASS_ATIME_N_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e00c)
#define HWIO_LPASS_ATIME_N_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e00c)
#define HWIO_LPASS_ATIME_N_RMSK                                                                   0xff
#define HWIO_LPASS_ATIME_N_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_N_ADDR, HWIO_LPASS_ATIME_N_RMSK)
#define HWIO_LPASS_ATIME_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_N_ADDR, m)
#define HWIO_LPASS_ATIME_N_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_N_ADDR,v)
#define HWIO_LPASS_ATIME_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_N_ADDR,m,v,HWIO_LPASS_ATIME_N_IN)
#define HWIO_LPASS_ATIME_N_NOT_N_MINUS_M_BMSK                                                     0xff
#define HWIO_LPASS_ATIME_N_NOT_N_MINUS_M_SHFT                                                      0x0

#define HWIO_LPASS_ATIME_D_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e010)
#define HWIO_LPASS_ATIME_D_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e010)
#define HWIO_LPASS_ATIME_D_RMSK                                                                   0xff
#define HWIO_LPASS_ATIME_D_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_D_ADDR, HWIO_LPASS_ATIME_D_RMSK)
#define HWIO_LPASS_ATIME_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_D_ADDR, m)
#define HWIO_LPASS_ATIME_D_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_D_ADDR,v)
#define HWIO_LPASS_ATIME_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_D_ADDR,m,v,HWIO_LPASS_ATIME_D_IN)
#define HWIO_LPASS_ATIME_D_NOT_2D_BMSK                                                            0xff
#define HWIO_LPASS_ATIME_D_NOT_2D_SHFT                                                             0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_ADDR                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002e014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_OFFS                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002e014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_RMSK                                     0x81ff7ff3
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_OFF_BMSK                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_OFF_SHFT                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_DIV_BMSK                              0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_DIV_SHFT                                   0x10
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                       0x4000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                          0xe
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                     0x2000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                        0xd
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                    0x1000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                       0xc
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_WAKEUP_BMSK                                   0xf00
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_WAKEUP_SHFT                                     0x8
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_SLEEP_BMSK                                     0xf0
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_SLEEP_SHFT                                      0x4
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_HW_CTL_BMSK                                     0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_HW_CTL_SHFT                                     0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_ENABLE_BMSK                                 0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_XO_CBCR_CLK_ENABLE_SHFT                                 0x0

#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002f000)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_RMSK                                             0x80000003
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_LPASS_AUDIO_CORE_AON_CLK_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x0002f004)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_RMSK                                          0x80000003
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_ADDR, HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_WRAPPER_AON_CLK_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ADDR                                            (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_OFFS                                            (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_RMSK                                                   0x3
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ACK_UPDATE_LMN_BMSK                                    0x2
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_ACK_UPDATE_LMN_SHFT                                    0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_REQ_UPDATE_LMN_BMSK                                    0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_Q6_CTL_REQ_UPDATE_LMN_SHFT                                    0x0

#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_RMSK                                                   0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_ADDR, HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_VAL_BMSK                                               0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_DELTA_VAL_SHFT                                                0x0

#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030008)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030008)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_RMSK                                                0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_ADDR, HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_VAL_BMSK                                            0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_DELTA_VAL_SHFT                                                0x0

#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_ADDR                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003000c)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_OFFS                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003000c)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_RMSK                                                0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_ADDR, HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_VAL_BMSK                                            0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_DELTA_VAL_SHFT                                                0x0

#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030010)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030010)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_RMSK                                                0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_ADDR, HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_VAL_BMSK                                            0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_Q6_READBACK_VAL_SHFT                                             0x0

#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030014)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_RMSK                                             0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_ADDR, HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_VAL_BMSK                                         0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_M_Q6_READBACK_VAL_SHFT                                             0x0

#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_ADDR                                          (LPASS_LPASS_CC_REG_REG_BASE      + 0x00030018)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_OFFS                                          (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_RMSK                                             0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_ADDR, HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_VAL_BMSK                                         0x7ffff
#define HWIO_LPASS_LPAAUDIO_PLL_N_Q6_READBACK_VAL_SHFT                                             0x0

#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_ADDR                                               (LPASS_LPASS_CC_REG_REG_BASE      + 0x00031000)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_OFFS                                               (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_RMSK                                                      0x3
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_IN          \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_ADDR, HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_RMSK)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_ADDR, m)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_OUT(v)      \
        out_dword(HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_ADDR,v)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_ADDR,m,v,HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_IN)
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_Q6_PLL_BMSK                                               0x2
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_Q6_PLL_SHFT                                               0x1
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_LPA_PLL_BMSK                                              0x1
#define HWIO_LPASS_LPA_PLL_VOTE_LPASS_HW_LPA_PLL_SHFT                                              0x0

#define HWIO_LPASS_DBG_CLK_ADDR                                                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00032000)
#define HWIO_LPASS_DBG_CLK_OFFS                                                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_LPASS_DBG_CLK_RMSK                                                               0x10ffff
#define HWIO_LPASS_DBG_CLK_IN          \
        in_dword_masked(HWIO_LPASS_DBG_CLK_ADDR, HWIO_LPASS_DBG_CLK_RMSK)
#define HWIO_LPASS_DBG_CLK_INM(m)      \
        in_dword_masked(HWIO_LPASS_DBG_CLK_ADDR, m)
#define HWIO_LPASS_DBG_CLK_OUT(v)      \
        out_dword(HWIO_LPASS_DBG_CLK_ADDR,v)
#define HWIO_LPASS_DBG_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_DBG_CLK_ADDR,m,v,HWIO_LPASS_DBG_CLK_IN)
#define HWIO_LPASS_DBG_CLK_DBG_CLK_ENABLE_BMSK                                                0x100000
#define HWIO_LPASS_DBG_CLK_DBG_CLK_ENABLE_SHFT                                                    0x14
#define HWIO_LPASS_DBG_CLK_DBG_CLK_MUX_SEL_BMSK                                                 0xffff
#define HWIO_LPASS_DBG_CLK_DBG_CLK_MUX_SEL_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_ADDR                             (LPASS_LPASS_CC_REG_REG_BASE      + 0x00033000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_OFFS                             (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_RMSK                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_SEL_BMSK                                0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL_SEL_SHFT                                0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_ADDR                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00034000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_OFFS                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_RMSK                                           0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_I2S_PCM_SEL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_I2S_PCM_SEL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_SEL_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL_SEL_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_ADDR                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00035000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_OFFS                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_RMSK                                           0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_I2S_PCM_SEL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_I2S_PCM_SEL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_SEL_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL_SEL_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_ADDR                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x00036000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_OFFS                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_RMSK                                           0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_I2S_PCM_SEL_BMSK                               0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_I2S_PCM_SEL_SHFT                               0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_SEL_BMSK                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL_SEL_SHFT                                       0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_ADDR                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00037000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_OFFS                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00037000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_RMSK                                          0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_I2S_PCM_SEL_BMSK                              0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_I2S_PCM_SEL_SHFT                              0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_SEL_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL_SEL_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_ADDR                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00038000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_OFFS                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00038000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_RMSK                                          0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_SEL_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM0_MODE_MUXSEL_SEL_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_ADDR                                   (LPASS_LPASS_CC_REG_REG_BASE      + 0x00039000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_OFFS                                   (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x00039000)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_RMSK                                          0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_SEL_BMSK                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM1_MODE_MUXSEL_SEL_SHFT                                      0x0

#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_ADDR                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003a000)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_OFFS                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003a000)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_RMSK                                              0x1
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_ADDR, HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_RMSK)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_IN)
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_EN_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_CORE_XFABRIC_SPDMTM_CGC_EN_SHFT                                           0x0

#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_ADDR                                       (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003a004)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_OFFS                                       (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003a004)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_RMSK                                              0x1
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_ADDR, HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_RMSK)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_IN)
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_EN_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_CORE_IFABRIC_SPDMTM_CGC_EN_SHFT                                           0x0

#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_ADDR                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003a008)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_OFFS                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003a008)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_RMSK                                           0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_ADDR, HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_EN_BMSK                                        0x1
#define HWIO_LPASS_AUDIO_WRAPPER_EFABRIC_SPDMTM_CGC_EN_SHFT                                        0x0

#define HWIO_LPASS_Q6SS_RST_EVB_SEL_ADDR                                                    (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003b000)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_OFFS                                                    (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003b000)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_RMSK                                                           0x1
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_RST_EVB_SEL_ADDR, HWIO_LPASS_Q6SS_RST_EVB_SEL_RMSK)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_RST_EVB_SEL_ADDR, m)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_RST_EVB_SEL_ADDR,v)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_RST_EVB_SEL_ADDR,m,v,HWIO_LPASS_Q6SS_RST_EVB_SEL_IN)
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_SEL_BMSK                                                       0x1
#define HWIO_LPASS_Q6SS_RST_EVB_SEL_SEL_SHFT                                                       0x0

#define HWIO_LPASS_Q6SS_RST_EVB_ADDR                                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003b004)
#define HWIO_LPASS_Q6SS_RST_EVB_OFFS                                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003b004)
#define HWIO_LPASS_Q6SS_RST_EVB_RMSK                                                         0xffffff0
#define HWIO_LPASS_Q6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_LPASS_Q6SS_RST_EVB_ADDR, HWIO_LPASS_Q6SS_RST_EVB_RMSK)
#define HWIO_LPASS_Q6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_LPASS_Q6SS_RST_EVB_ADDR, m)
#define HWIO_LPASS_Q6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_LPASS_Q6SS_RST_EVB_ADDR,v)
#define HWIO_LPASS_Q6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_RST_EVB_ADDR,m,v,HWIO_LPASS_Q6SS_RST_EVB_IN)
#define HWIO_LPASS_Q6SS_RST_EVB_EVB_BMSK                                                     0xffffff0
#define HWIO_LPASS_Q6SS_RST_EVB_EVB_SHFT                                                           0x4

#define HWIO_LPASS_VFR_IRQ_MUX_CTL_ADDR                                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003c000)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_OFFS                                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003c000)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_RMSK                                                            0xf
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_IN          \
        in_dword_masked(HWIO_LPASS_VFR_IRQ_MUX_CTL_ADDR, HWIO_LPASS_VFR_IRQ_MUX_CTL_RMSK)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_VFR_IRQ_MUX_CTL_ADDR, m)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_VFR_IRQ_MUX_CTL_ADDR,v)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_VFR_IRQ_MUX_CTL_ADDR,m,v,HWIO_LPASS_VFR_IRQ_MUX_CTL_IN)
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_SEL_BMSK                                                        0xf
#define HWIO_LPASS_VFR_IRQ_MUX_CTL_SEL_SHFT                                                        0x0

#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ADDR(n)                                      (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003d000 + 0x4 * (n))
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_OFFS(n)                                      (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003d000 + 0x4 * (n))
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_RMSK                                         0x80010077
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_MAXn                                                  3
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_INI(n)        \
        in_dword_masked(HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ADDR(n), HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_RMSK)
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_INMI(n,mask)    \
        in_dword_masked(HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ADDR(n), mask)
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_OUTI(n,val)    \
        out_dword(HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ADDR(n),val)
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ADDR(n),mask,val,HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_INI(n))
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_DISABLE_CLK_GRP_BMSK                         0x80000000
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_DISABLE_CLK_GRP_SHFT                               0x1f
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_STARTUP_HYST_DISABLE_BMSK                       0x10000
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_STARTUP_HYST_DISABLE_SHFT                          0x10
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_STARTUP_HYSTSEL_BMSK                               0x70
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_STARTUP_HYSTSEL_SHFT                                0x4
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ACTIVE_HYSTSEL_BMSK                                 0x7
#define HWIO_LPASS_SYSNOC_HYSTERESIS_CLK_GRP_n_ACTIVE_HYSTSEL_SHFT                                 0x0

#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ADDR(n)                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003d020 + 0x4 * (n))
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_OFFS(n)                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003d020 + 0x4 * (n))
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_RMSK                                           0x80010077
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_MAXn                                                    3
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_INI(n)        \
        in_dword_masked(HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ADDR(n), HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_RMSK)
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_INMI(n,mask)    \
        in_dword_masked(HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ADDR(n), mask)
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_OUTI(n,val)    \
        out_dword(HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ADDR(n),val)
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ADDR(n),mask,val,HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_INI(n))
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_DISABLE_CLK_GRP_BMSK                           0x80000000
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_DISABLE_CLK_GRP_SHFT                                 0x1f
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_STARTUP_HYST_DISABLE_BMSK                         0x10000
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_STARTUP_HYST_DISABLE_SHFT                            0x10
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_STARTUP_HYSTSEL_BMSK                                 0x70
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_STARTUP_HYSTSEL_SHFT                                  0x4
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ACTIVE_HYSTSEL_BMSK                                   0x7
#define HWIO_LPASS_Q6SS_HYSTERESIS_CLK_GRP_n_ACTIVE_HYSTSEL_SHFT                                   0x0

#define HWIO_LPASS_STM_MUXSEL_n_ADDR(n)                                                     (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003e000 + 0x4 * (n))
#define HWIO_LPASS_STM_MUXSEL_n_OFFS(n)                                                     (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003e000 + 0x4 * (n))
#define HWIO_LPASS_STM_MUXSEL_n_RMSK                                                        0x80000007
#define HWIO_LPASS_STM_MUXSEL_n_MAXn                                                                31
#define HWIO_LPASS_STM_MUXSEL_n_INI(n)        \
        in_dword_masked(HWIO_LPASS_STM_MUXSEL_n_ADDR(n), HWIO_LPASS_STM_MUXSEL_n_RMSK)
#define HWIO_LPASS_STM_MUXSEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_LPASS_STM_MUXSEL_n_ADDR(n), mask)
#define HWIO_LPASS_STM_MUXSEL_n_OUTI(n,val)    \
        out_dword(HWIO_LPASS_STM_MUXSEL_n_ADDR(n),val)
#define HWIO_LPASS_STM_MUXSEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LPASS_STM_MUXSEL_n_ADDR(n),mask,val,HWIO_LPASS_STM_MUXSEL_n_INI(n))
#define HWIO_LPASS_STM_MUXSEL_n_ENABLE_BMSK                                                 0x80000000
#define HWIO_LPASS_STM_MUXSEL_n_ENABLE_SHFT                                                       0x1f
#define HWIO_LPASS_STM_MUXSEL_n_SEL_BMSK                                                           0x7
#define HWIO_LPASS_STM_MUXSEL_n_SEL_SHFT                                                           0x0

#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_ADDR                                           (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003f000)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_OFFS                                           (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_RMSK                                                  0x3
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_ADDR, HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_RMSK)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_ADDR, m)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_ADDR,v)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_ADDR,m,v,HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_IN)
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_LPASS_Q6_AXI_BYPASS_ENABLE_BMSK                       0x2
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_LPASS_Q6_AXI_BYPASS_ENABLE_SHFT                       0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_LPASS_CORE_AXI_BYPASS_ENABLE_BMSK                     0x1
#define HWIO_LPASS_AUDIO_WRAPPER_SMMU_BYPASS_LPASS_CORE_AXI_BYPASS_ENABLE_SHFT                     0x0

#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_ADDR                                        (LPASS_LPASS_CC_REG_REG_BASE      + 0x0003f004)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_OFFS                                        (LPASS_LPASS_CC_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_RMSK                                               0x3
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_ADDR, HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_RMSK)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_IN)
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_DIG_CDC_CLK_SEL_BMSK                               0x3
#define HWIO_LPASS_AUDIO_CORE_DIG_CODEC_CLK_SEL_DIG_CDC_CLK_SEL_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: LPASS_QDSP6SS_PUB
 *--------------------------------------------------------------------------*/

#define LPASS_QDSP6SS_PUB_REG_BASE                                      (LPASS_BASE      + 0x00200000)
#define LPASS_QDSP6SS_PUB_REG_BASE_OFFS                                 0x00200000

#define HWIO_LPASS_QDSP6SS_VERSION_ADDR                                 (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000000)
#define HWIO_LPASS_QDSP6SS_VERSION_OFFS                                 (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000000)
#define HWIO_LPASS_QDSP6SS_VERSION_RMSK                                 0xffffffff
#define HWIO_LPASS_QDSP6SS_VERSION_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_VERSION_ADDR, HWIO_LPASS_QDSP6SS_VERSION_RMSK)
#define HWIO_LPASS_QDSP6SS_VERSION_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_VERSION_ADDR, m)
#define HWIO_LPASS_QDSP6SS_VERSION_MAJOR_BMSK                           0xf0000000
#define HWIO_LPASS_QDSP6SS_VERSION_MAJOR_SHFT                                 0x1c
#define HWIO_LPASS_QDSP6SS_VERSION_MINOR_BMSK                            0xfff0000
#define HWIO_LPASS_QDSP6SS_VERSION_MINOR_SHFT                                 0x10
#define HWIO_LPASS_QDSP6SS_VERSION_STEP_BMSK                                0xffff
#define HWIO_LPASS_QDSP6SS_VERSION_STEP_SHFT                                   0x0

#define HWIO_LPASS_QDSP6SS_RST_EVB_ADDR                                 (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000010)
#define HWIO_LPASS_QDSP6SS_RST_EVB_OFFS                                 (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000010)
#define HWIO_LPASS_QDSP6SS_RST_EVB_RMSK                                  0xffffff0
#define HWIO_LPASS_QDSP6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_RST_EVB_ADDR, HWIO_LPASS_QDSP6SS_RST_EVB_RMSK)
#define HWIO_LPASS_QDSP6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_RST_EVB_ADDR, m)
#define HWIO_LPASS_QDSP6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_RST_EVB_ADDR,v)
#define HWIO_LPASS_QDSP6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_RST_EVB_ADDR,m,v,HWIO_LPASS_QDSP6SS_RST_EVB_IN)
#define HWIO_LPASS_QDSP6SS_RST_EVB_EVB_BMSK                              0xffffff0
#define HWIO_LPASS_QDSP6SS_RST_EVB_EVB_SHFT                                    0x4

#define HWIO_LPASS_QDSP6SS_RESET_ADDR                                   (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000014)
#define HWIO_LPASS_QDSP6SS_RESET_OFFS                                   (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000014)
#define HWIO_LPASS_QDSP6SS_RESET_RMSK                                        0x1f7
#define HWIO_LPASS_QDSP6SS_RESET_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_RESET_ADDR, HWIO_LPASS_QDSP6SS_RESET_RMSK)
#define HWIO_LPASS_QDSP6SS_RESET_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_RESET_ADDR, m)
#define HWIO_LPASS_QDSP6SS_RESET_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_RESET_ADDR,v)
#define HWIO_LPASS_QDSP6SS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_RESET_ADDR,m,v,HWIO_LPASS_QDSP6SS_RESET_IN)
#define HWIO_LPASS_QDSP6SS_RESET_AXIS_ARES_BMSK                              0x100
#define HWIO_LPASS_QDSP6SS_RESET_AXIS_ARES_SHFT                                0x8
#define HWIO_LPASS_QDSP6SS_RESET_ATBM_ARES_BMSK                               0x80
#define HWIO_LPASS_QDSP6SS_RESET_ATBM_ARES_SHFT                                0x7
#define HWIO_LPASS_QDSP6SS_RESET_AHBM_ARES_BMSK                               0x40
#define HWIO_LPASS_QDSP6SS_RESET_AHBM_ARES_SHFT                                0x6
#define HWIO_LPASS_QDSP6SS_RESET_AXIM_ARES_BMSK                               0x20
#define HWIO_LPASS_QDSP6SS_RESET_AXIM_ARES_SHFT                                0x5
#define HWIO_LPASS_QDSP6SS_RESET_ETM_ISDB_ARES_BMSK                           0x10
#define HWIO_LPASS_QDSP6SS_RESET_ETM_ISDB_ARES_SHFT                            0x4
#define HWIO_LPASS_QDSP6SS_RESET_BUS_ARES_ENA_BMSK                             0x4
#define HWIO_LPASS_QDSP6SS_RESET_BUS_ARES_ENA_SHFT                             0x2
#define HWIO_LPASS_QDSP6SS_RESET_CORE_ARES_BMSK                                0x2
#define HWIO_LPASS_QDSP6SS_RESET_CORE_ARES_SHFT                                0x1
#define HWIO_LPASS_QDSP6SS_RESET_STOP_CORE_BMSK                                0x1
#define HWIO_LPASS_QDSP6SS_RESET_STOP_CORE_SHFT                                0x0

#define HWIO_LPASS_QDSP6SS_DBG_CFG_ADDR                                 (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000018)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_OFFS                                 (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000018)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_RMSK                                 0xffff0003
#define HWIO_LPASS_QDSP6SS_DBG_CFG_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_DBG_CFG_ADDR, HWIO_LPASS_QDSP6SS_DBG_CFG_RMSK)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_DBG_CFG_ADDR, m)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_DBG_CFG_ADDR,v)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_DBG_CFG_ADDR,m,v,HWIO_LPASS_QDSP6SS_DBG_CFG_IN)
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_SW_REG_BMSK                      0xff000000
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_SW_REG_SHFT                            0x18
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_SPARE_BMSK                         0xff0000
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_SPARE_SHFT                             0x10
#define HWIO_LPASS_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_BMSK                           0x2
#define HWIO_LPASS_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_SHFT                           0x1
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_ARES_ENA_BMSK                           0x1
#define HWIO_LPASS_QDSP6SS_DBG_CFG_DBG_ARES_ENA_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_ADDR                               (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000020)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_OFFS                               (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000020)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_RMSK                                    0x30f
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_GFMUX_CTL_ADDR, HWIO_LPASS_QDSP6SS_GFMUX_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_GFMUX_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_GFMUX_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_GFMUX_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_GFMUX_CTL_IN)
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_BMSK                   0x200
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_SHFT                     0x9
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_BMSK                 0x100
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_SHFT                   0x8
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_BMSK                          0xc
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_SHFT                          0x2
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_ENA_BMSK                              0x2
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_ENA_SHFT                              0x1
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_ARES_BMSK                             0x1
#define HWIO_LPASS_QDSP6SS_GFMUX_CTL_CLK_ARES_SHFT                             0x0

#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000024)
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000024)
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_RMSK                                  0x1f
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_GFMUX_STATUS_ADDR, HWIO_LPASS_QDSP6SS_GFMUX_STATUS_RMSK)
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_GFMUX_STATUS_ADDR, m)
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_SEL_STATUS_BMSK                       0x1e
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_SEL_STATUS_SHFT                        0x1
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_BMSK                     0x1
#define HWIO_LPASS_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_SHFT                     0x0

#define HWIO_LPASS_QDSP6SS_PWR_CTL_ADDR                                 (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000030)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_OFFS                                 (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000030)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_RMSK                                  0xfff0007
#define HWIO_LPASS_QDSP6SS_PWR_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWR_CTL_ADDR, HWIO_LPASS_QDSP6SS_PWR_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWR_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_PWR_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_PWR_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_PWR_CTL_IN)
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_BG_PU_BMSK                        0x8000000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_BG_PU_SHFT                             0x1b
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_VREF_SEL_BMSK                     0x4000000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_VREF_SEL_SHFT                          0x1a
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_PWR_UP_BMSK                       0x3000000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_PWR_UP_SHFT                            0x18
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_BYP_BMSK                           0xc00000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_LDO_BYP_SHFT                               0x16
#define HWIO_LPASS_QDSP6SS_PWR_CTL_BHS_ON_BMSK                            0x200000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_BHS_ON_SHFT                                0x15
#define HWIO_LPASS_QDSP6SS_PWR_CTL_CLAMP_IO_BMSK                          0x100000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_CLAMP_IO_SHFT                              0x14
#define HWIO_LPASS_QDSP6SS_PWR_CTL_SLP_RET_N_BMSK                          0x80000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_SLP_RET_N_SHFT                             0x13
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2DATA_STBY_N_BMSK                      0x40000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2DATA_STBY_N_SHFT                         0x12
#define HWIO_LPASS_QDSP6SS_PWR_CTL_ETB_SLP_NRET_N_BMSK                     0x20000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_ETB_SLP_NRET_N_SHFT                        0x11
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2TAG_SLP_NRET_N_BMSK                   0x10000
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2TAG_SLP_NRET_N_SHFT                      0x10
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2DATA_SLP_NRET_N_BMSK                      0x7
#define HWIO_LPASS_QDSP6SS_PWR_CTL_L2DATA_SLP_NRET_N_SHFT                      0x0

#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000034)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000034)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_RMSK                                0x3fff
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_ADDR, HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_RMSK)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_ADDR, m)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_ADDR,v)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_ADDR,m,v,HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_IN)
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_BMSK                    0x2000
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_SHFT                       0xd
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AXIM_CLK_EN_BMSK                    0x1000
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AXIM_CLK_EN_SHFT                       0xc
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_BMSK                     0x800
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_SHFT                       0xb
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_BMSK                     0x400
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_SHFT                       0xa
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_BMSK                0x300
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_SHFT                  0x8
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_TCXO_CLK_EN_BMSK                      0x80
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_TCXO_CLK_EN_SHFT                       0x7
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_BMSK                0x60
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_SHFT                 0x5
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_BMSK                 0x10
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_SHFT                  0x4
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_BMSK                   0x8
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_SHFT                   0x3
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_BMSK                       0x4
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_SHFT                       0x2
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_BMSK                      0x2
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_SHFT                      0x1
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_BMSK                       0x1
#define HWIO_LPASS_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_SHFT                       0x0

#define HWIO_LPASS_QDSP6SS_NMI_ADDR                                     (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000040)
#define HWIO_LPASS_QDSP6SS_NMI_OFFS                                     (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000040)
#define HWIO_LPASS_QDSP6SS_NMI_RMSK                                            0x3
#define HWIO_LPASS_QDSP6SS_NMI_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_NMI_ADDR,v)
#define HWIO_LPASS_QDSP6SS_NMI_CLEAR_STATUS_BMSK                               0x2
#define HWIO_LPASS_QDSP6SS_NMI_CLEAR_STATUS_SHFT                               0x1
#define HWIO_LPASS_QDSP6SS_NMI_SET_NMI_BMSK                                    0x1
#define HWIO_LPASS_QDSP6SS_NMI_SET_NMI_SHFT                                    0x0

#define HWIO_LPASS_QDSP6SS_NMI_STATUS_ADDR                              (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000044)
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_OFFS                              (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000044)
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_RMSK                                     0x3
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_NMI_STATUS_ADDR, HWIO_LPASS_QDSP6SS_NMI_STATUS_RMSK)
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_NMI_STATUS_ADDR, m)
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_WDOG_TRIG_BMSK                           0x2
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_WDOG_TRIG_SHFT                           0x1
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_BMSK                         0x1
#define HWIO_LPASS_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_SHFT                         0x0

#define HWIO_LPASS_QDSP6SS_LDO_CFG0_ADDR                                (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000050)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_OFFS                                (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000050)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_RMSK                                 0x7ffffff
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG0_ADDR, HWIO_LPASS_QDSP6SS_LDO_CFG0_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG0_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_LDO_CFG0_ADDR,v)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_LDO_CFG0_ADDR,m,v,HWIO_LPASS_QDSP6SS_LDO_CFG0_IN)
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_TEST_BMSK                        0x4000000
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_TEST_SHFT                             0x1a
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_BYP_LDO_EXT_BMSK                     0x2000000
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_BYP_LDO_EXT_SHFT                          0x19
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_IDAC_EN_BMSK                         0x1000000
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_IDAC_EN_SHFT                              0x18
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL2_BMSK                         0xff0000
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL2_SHFT                             0x10
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL1_BMSK                           0xff00
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL1_SHFT                              0x8
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL0_BMSK                             0xff
#define HWIO_LPASS_QDSP6SS_LDO_CFG0_LDO_CTL0_SHFT                              0x0

#define HWIO_LPASS_QDSP6SS_LDO_CFG1_ADDR                                (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000054)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_OFFS                                (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000054)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_RMSK                                  0xffffff
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG1_ADDR, HWIO_LPASS_QDSP6SS_LDO_CFG1_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG1_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_LDO_CFG1_ADDR,v)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_LDO_CFG1_ADDR,m,v,HWIO_LPASS_QDSP6SS_LDO_CFG1_IN)
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_RSV2_BMSK                         0xff0000
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_RSV2_SHFT                             0x10
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_RSV1_BMSK                           0xff00
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_RSV1_SHFT                              0x8
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_CTL_BMSK                              0xff
#define HWIO_LPASS_QDSP6SS_LDO_CFG1_DIG_CTL_SHFT                               0x0

#define HWIO_LPASS_QDSP6SS_LDO_CFG2_ADDR                                (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000058)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_OFFS                                (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000058)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_RMSK                                    0xffff
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG2_ADDR, HWIO_LPASS_QDSP6SS_LDO_CFG2_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_CFG2_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_LDO_CFG2_ADDR,v)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_LDO_CFG2_ADDR,m,v,HWIO_LPASS_QDSP6SS_LDO_CFG2_IN)
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_RDAC_CTL2_BMSK                          0xff00
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_RDAC_CTL2_SHFT                             0x8
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_RDAC_CTL1_BMSK                            0xff
#define HWIO_LPASS_QDSP6SS_LDO_CFG2_RDAC_CTL1_SHFT                             0x0

#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x0000005c)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000005c)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_RMSK                                0x7f7f
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_VREF_SET_ADDR, HWIO_LPASS_QDSP6SS_LDO_VREF_SET_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_VREF_SET_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_LDO_VREF_SET_ADDR,v)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_LDO_VREF_SET_ADDR,m,v,HWIO_LPASS_QDSP6SS_LDO_VREF_SET_IN)
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_VREF_RET_BMSK                       0x7f00
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_VREF_RET_SHFT                          0x8
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_VREF_LDO_BMSK                         0x7f
#define HWIO_LPASS_QDSP6SS_LDO_VREF_SET_VREF_LDO_SHFT                          0x0

#define HWIO_LPASS_QDSP6SS_STRAP_TCM_ADDR                               (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000100)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_OFFS                               (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000100)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_RMSK                                0xffc0000
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_TCM_ADDR, HWIO_LPASS_QDSP6SS_STRAP_TCM_RMSK)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_TCM_ADDR, m)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_STRAP_TCM_ADDR,v)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_STRAP_TCM_ADDR,m,v,HWIO_LPASS_QDSP6SS_STRAP_TCM_IN)
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_BASE_ADDR_BMSK                      0xffc0000
#define HWIO_LPASS_QDSP6SS_STRAP_TCM_BASE_ADDR_SHFT                           0x12

#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_ADDR                          (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000104)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_OFFS                          (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000104)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_RMSK                           0xfffc000
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_ADDR, HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_RMSK)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_ADDR, m)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_ADDR,v)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_ADDR,m,v,HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_IN)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_BMSK                0xfffc000
#define HWIO_LPASS_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_SHFT                      0xe

#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_ADDR                          (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000108)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_OFFS                          (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000108)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_RMSK                           0xfffc000
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_ADDR, HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_RMSK)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_ADDR, m)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_ADDR,v)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_ADDR,m,v,HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_IN)
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_BMSK                0xfffc000
#define HWIO_LPASS_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_SHFT                      0xe

#define HWIO_LPASS_QDSP6SS_STRAP_ACC_ADDR                               (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000110)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_OFFS                               (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000110)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_RMSK                               0xffffffff
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_ACC_ADDR, HWIO_LPASS_QDSP6SS_STRAP_ACC_RMSK)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_STRAP_ACC_ADDR, m)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_STRAP_ACC_ADDR,v)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_STRAP_ACC_ADDR,m,v,HWIO_LPASS_QDSP6SS_STRAP_ACC_IN)
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_DATA_BMSK                          0xffffffff
#define HWIO_LPASS_QDSP6SS_STRAP_ACC_DATA_SHFT                                 0x0

#define HWIO_LPASS_QDSP6SS_DCC_CTRL_ADDR                                (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00000114)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_OFFS                                (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000114)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_RMSK                                0xffffffff
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_DCC_CTRL_ADDR, HWIO_LPASS_QDSP6SS_DCC_CTRL_RMSK)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_DCC_CTRL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_DCC_CTRL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_DCC_CTRL_ADDR,m,v,HWIO_LPASS_QDSP6SS_DCC_CTRL_IN)
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_CTRL_BMSK                           0xffffffff
#define HWIO_LPASS_QDSP6SS_DCC_CTRL_CTRL_SHFT                                  0x0

#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_ADDR                              (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00001000)
#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_OFFS                              (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001000)
#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_RMSK                                     0x1
#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_EXT_WAKEUP_ADDR,v)
#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_CMD_BMSK                                 0x1
#define HWIO_LPASS_QDSP6SS_EXT_WAKEUP_CMD_SHFT                                 0x0

#define HWIO_LPASS_QDSP6SS_EXT_PD_ADDR                                  (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00001004)
#define HWIO_LPASS_QDSP6SS_EXT_PD_OFFS                                  (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001004)
#define HWIO_LPASS_QDSP6SS_EXT_PD_RMSK                                         0x1
#define HWIO_LPASS_QDSP6SS_EXT_PD_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_EXT_PD_ADDR,v)
#define HWIO_LPASS_QDSP6SS_EXT_PD_CMD_BMSK                                     0x1
#define HWIO_LPASS_QDSP6SS_EXT_PD_CMD_SHFT                                     0x0

#define HWIO_LPASS_QDSP6SS_FLL_CTL_ADDR                                 (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00001010)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_OFFS                                 (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001010)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_RMSK                                  0xfffffff
#define HWIO_LPASS_QDSP6SS_FLL_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_FLL_CTL_ADDR, HWIO_LPASS_QDSP6SS_FLL_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_FLL_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_FLL_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_FLL_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_FLL_CTL_IN)
#define HWIO_LPASS_QDSP6SS_FLL_CTL_M_BMSK                                0xfff0000
#define HWIO_LPASS_QDSP6SS_FLL_CTL_M_SHFT                                     0x10
#define HWIO_LPASS_QDSP6SS_FLL_CTL_N_BMSK                                   0xf800
#define HWIO_LPASS_QDSP6SS_FLL_CTL_N_SHFT                                      0xb
#define HWIO_LPASS_QDSP6SS_FLL_CTL_DCO_INIT_BMSK                             0x7f8
#define HWIO_LPASS_QDSP6SS_FLL_CTL_DCO_INIT_SHFT                               0x3
#define HWIO_LPASS_QDSP6SS_FLL_CTL_CLK_SEL_BMSK                                0x4
#define HWIO_LPASS_QDSP6SS_FLL_CTL_CLK_SEL_SHFT                                0x2
#define HWIO_LPASS_QDSP6SS_FLL_CTL_RESET_BMSK                                  0x2
#define HWIO_LPASS_QDSP6SS_FLL_CTL_RESET_SHFT                                  0x1
#define HWIO_LPASS_QDSP6SS_FLL_CTL_ENA_BMSK                                    0x1
#define HWIO_LPASS_QDSP6SS_FLL_CTL_ENA_SHFT                                    0x0

#define HWIO_LPASS_QDSP6SS_FLL_STATUS_ADDR                              (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00001014)
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_OFFS                              (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001014)
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_RMSK                                   0x1ff
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_FLL_STATUS_ADDR, HWIO_LPASS_QDSP6SS_FLL_STATUS_RMSK)
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_FLL_STATUS_ADDR, m)
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_DCO_CURRENT_BMSK                       0x1fe
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_DCO_CURRENT_SHFT                         0x1
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_LOCKED_BMSK                              0x1
#define HWIO_LPASS_QDSP6SS_FLL_STATUS_LOCKED_SHFT                              0x0

#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002000)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002000)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_RMSK                            0xff03ffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_ADDR, HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_IN)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_BMSK                  0xff000000
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_SHFT                        0x18
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_BMSK                    0x20000
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_SHFT                       0x11
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_Q6_SEL_BMSK                        0x10000
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_Q6_SEL_SHFT                           0x10
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_SEL_BMSK                            0xffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_CTL_SEL_SHFT                               0x0

#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_ADDR                          (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002004)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_OFFS                          (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002004)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_RMSK                          0xffffffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_ADDR, HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_RMSK)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_ADDR, m)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_VALUE_BMSK                    0xffffffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_VALUE_VALUE_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_ADDR                          (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002008)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_OFFS                          (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002008)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_RMSK                          0xffffffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_ADDR, HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_RMSK)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_ADDR, m)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_ADDR,v)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_ADDR,m,v,HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_IN)
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_VALUE_BMSK                    0xffffffff
#define HWIO_LPASS_QDSP6SS_TEST_BUS_WDATA_VALUE_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ADDR                              (LPASS_QDSP6SS_PUB_REG_BASE      + 0x0000200c)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_OFFS                              (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000200c)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_RMSK                                     0x1
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ADDR, HWIO_LPASS_QDSP6SS_PWRDBG_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_PWRDBG_CTL_IN)
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ENA_BMSK                                 0x1
#define HWIO_LPASS_QDSP6SS_PWRDBG_CTL_ENA_SHFT                                 0x0

#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002010)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002010)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_RMSK                                  0x7f
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_ADDR, HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_RMSK)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_ADDR,m,v,HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_IN)
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_BMSK                    0x40
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_SHFT                     0x6
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_BMSK                   0x20
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_SHFT                    0x5
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_BMSK                      0x1f
#define HWIO_LPASS_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_SHFT                       0x0

#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_ADDR                           (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002014)
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_OFFS                           (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002014)
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_RMSK                           0xffffffff
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_ADDR, HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_RMSK)
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_ADDR, m)
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_STATUS_BMSK                    0xffffffff
#define HWIO_LPASS_QDSP6SS_PWRDBG_STATUS_STATUS_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ADDR                               (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002018)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_OFFS                               (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002018)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_RMSK                                  0x3ffff
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_ATEST_ADDR, HWIO_LPASS_QDSP6SS_LDO_ATEST_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_ATEST_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_LDO_ATEST_ADDR,v)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_LDO_ATEST_ADDR,m,v,HWIO_LPASS_QDSP6SS_LDO_ATEST_IN)
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST1_EN_BMSK                        0x20000
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST1_EN_SHFT                           0x11
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST0_EN_BMSK                        0x10000
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST0_EN_SHFT                           0x10
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST1_SEL_BMSK                        0xff00
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST1_SEL_SHFT                           0x8
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST0_SEL_BMSK                          0xff
#define HWIO_LPASS_QDSP6SS_LDO_ATEST_ATEST0_SEL_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_ADDR                          (LPASS_QDSP6SS_PUB_REG_BASE      + 0x0000201c)
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_OFFS                          (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000201c)
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_RMSK                          0xffffffff
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_ADDR, HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_RMSK)
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_ADDR, m)
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_VALUE_BMSK                    0xffffffff
#define HWIO_LPASS_QDSP6SS_LDO_DAC_STATUS_VALUE_SHFT                           0x0

#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ADDR                            (LPASS_QDSP6SS_PUB_REG_BASE      + 0x00002020)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_OFFS                            (LPASS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002020)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_RMSK                              0xffffff
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ADDR, HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_RMSK)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ADDR, m)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ADDR,v)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ADDR,m,v,HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_IN)
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_BMSK                  0xffffe0
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_SHFT                       0x5
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_BMSK                          0x10
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_SHFT                           0x4
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_BMSK                   0x8
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_SHFT                   0x3
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_BMSK                      0x4
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_SHFT                      0x2
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_BMSK                      0x2
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_SHFT                      0x1
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_BMSK                    0x1
#define HWIO_LPASS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_SHFT                    0x0


#endif /* __HALCLKHWIO_H__ */
