# Step 2 - RTL Design

**[üè† Home](../README.md)**

## üìã T·ªïng Quan

Ph·∫ßn n√†y m√¥ t·∫£ ki·∫øn tr√∫c RTL c·ªßa AES Accelerator, bao g·ªìm c√°c module ch√≠nh v√† lu·ªìng th·ª±c thi CPU c·∫ßn thi·∫øt ƒë·ªÉ giao ti·∫øp v·ªõi AES core qua Wishbone protocol.

---

## üèóÔ∏è Ki·∫øn Tr√∫c T·ªïng Th·ªÉ

### **Module Hierarchy**
```
aes.v (Top-Level)
‚îú‚îÄ‚îÄ aes_core.v (Control Logic)
‚îú‚îÄ‚îÄ aes_key_mem.v (Key Management)
‚îú‚îÄ‚îÄ aes_encipher_block.v (Encryption)
‚îú‚îÄ‚îÄ aes_decipher_block.v (Decryption)
‚îú‚îÄ‚îÄ aes_sbox.v (S-box Lookup)
‚îî‚îÄ‚îÄ aes_inv_sbox.v (Inverse S-box)
```

### **Data Flow**
```mermaid
graph TD
    A[CPU] --> B[Wishbone Bus]
    B --> C[aes.v]
    C --> D[aes_core.v]
    D --> E[aes_key_mem.v]
    D --> F[aes_encipher_block.v]
    D --> G[aes_decipher_block.v]
    E --> H[Round Keys]
    F --> I[Encrypted Data]
    G --> J[Decrypted Data]
    I --> K[Result]
    J --> K
    K --> L[CPU]
```

---

## üîß C√°c Module Ch√≠nh

### **1. aes.v - Module Ch√≠nh**
- **Ch·ª©c nƒÉng**: Top-level module, Wishbone bus interface
- **Ports**: Clock, reset, Wishbone bus signals
- **Memory Map**: Control registers, key registers, data registers
- **Interface**: CPU communication th√¥ng qua Wishbone bus

### **2. aes_core.v - ƒêi·ªÅu Khi·ªÉn Trung T√¢m**
- **Ch·ª©c nƒÉng**: State machine, round control, module coordination
- **States**: IDLE, INIT, NEXT, ERROR
- **Control**: Key expansion, encryption/decryption flow
- **Timing**: Round counter, max rounds (10 cho AES-128, 14 cho AES-256)

### **3. aes_key_mem.v - Qu·∫£n L√Ω Kh√≥a**
- **Ch·ª©c nƒÉng**: Key storage, key expansion, round key generation
- **Algorithm**: AES key expansion theo NIST FIPS 197
- **Support**: AES-128 (11 round keys), AES-256 (15 round keys)
- **Features**: S-box integration, Rcon constants

### **4. aes_encipher_block.v - M√£ H√≥a**
- **Transformations**: SubBytes, ShiftRows, MixColumns, AddRoundKey
- **Galois Field**: gm2, gm3 functions cho MixColumns
- **State Array**: 4x4 byte array management
- **Timing**: 1 round per clock cycle

### **5. aes_decipher_block.v - Gi·∫£i M√£**
- **Inverse Transformations**: InvSubBytes, InvShiftRows, InvMixColumns, AddRoundKey
- **Inverse Galois Field**: gm9, gm11, gm13, gm14 functions
- **Round Order**: Reverse order so v·ªõi encryption
- **Verification**: Round-trip testing (encrypt -> decrypt -> original)

---

## üìä Memory Map

### **Core Information (Read Only)**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x00` | `CORE_NAME0` | T√™n core (32 bit th·∫•p) |
| `0x01` | `CORE_NAME1` | T√™n core (32 bit cao) |
| `0x02` | `CORE_VERSION` | Phi√™n b·∫£n |

### **Control Register (0x08) - Write/Read**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `INIT` | 1 = Kh·ªüi t·∫°o kh√≥a |
| 1 | `NEXT` | 1 = B·∫Øt ƒë·∫ßu x·ª≠ l√Ω |

### **Status Register (0x09) - Read Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `READY` | 1 = Core s·∫µn s√†ng |
| 1 | `VALID` | 1 = K·∫øt qu·∫£ h·ª£p l·ªá |

### **Configuration Register (0x0A) - Write Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `ENCDEC` | 0 = M√£ h√≥a, 1 = Gi·∫£i m√£ |
| 1 | `KEYLEN` | 0 = 128-bit, 1 = 256-bit |

### **Key Registers (0x10-0x17) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x10-0x13` | `KEY[0:3]` | Kh√≥a 128-bit (4 words) |
| `0x14-0x17` | `KEY[4:7]` | Kh√≥a 256-bit (4 words th√™m) |

### **Data Registers (0x20-0x23) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x20-0x23` | `BLOCK[0:3]` | D·ªØ li·ªáu input (4 words) |

### **Result Registers (0x30-0x33) - Read Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x30-0x33` | `RESULT[0:3]` | K·∫øt qu·∫£ output (4 words) |

---

## üîß Wishbone Bus Interface

### **Signals**
```verilog
// Clock v√† Reset
wb_clk_i      // Wishbone clock
wb_rst_i      // Wishbone reset (active low)

// Bus Interface
wbs_stb_i     // Strobe signal
wbs_cyc_i     // Cycle signal
wbs_we_i      // Write enable
wbs_sel_i     // Byte select
wbs_adr_i     // Address bus
wbs_dat_i     // Write data
wbs_dat_o     // Read data
wbs_ack_o     // Acknowledge
```

---

## ‚è±Ô∏è Timing v√† Performance

### **Clock Cycles**
- **Key Expansion**: 1-2 clock cycles
- **Single Round**: 1 clock cycle
- **AES-128**: ~10 clock cycles
- **AES-256**: ~14 clock cycles

### **Latency**
- **Setup Time**: 1 clock cycle
- **Processing Time**: 10-14 clock cycles
- **Total Latency**: 11-15 clock cycles

### **Throughput**
- **AES-128**: 1 block per ~10 clock cycles
- **AES-256**: 1 block per ~14 clock cycles

---

## üîÑ Lu·ªìng Th·ª±c Thi CPU

### **Quy Tr√¨nh Th·ª±c Hi·ªán Chi Ti·∫øt**

#### **B∆∞·ªõc 1: Ghi Kh√≥a (Key Loading)**
```verilog
// Kh√≥a 128-bit (4 words)
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key word 0
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key word 1
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key word 2
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key word 3

// Kh√≥a 256-bit (8 words) - th√™m 4 words n·ªØa
wbs_adr_i = 0x14, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 4
wbs_adr_i = 0x15, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 5
wbs_adr_i = 0x16, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 6
wbs_adr_i = 0x17, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 7
```

#### **B∆∞·ªõc 2: C·∫•u H√¨nh (Configuration)**
```verilog
// C·∫•u h√¨nh ch·∫ø ƒë·ªô v√† ƒë·ªô d√†i kh√≥a
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Encrypt + 128-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Decrypt + 128-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Encrypt + 256-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000003, wbs_we_i = 1  // Decrypt + 256-bit key
```

#### **B∆∞·ªõc 3: Ghi D·ªØ Li·ªáu (Data Input)**
```verilog
// Ghi kh·ªëi d·ªØ li·ªáu c·∫ßn m√£ h√≥a/gi·∫£i m√£ (4 words)
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Block word 0
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Block word 1
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Block word 2
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Block word 3
```

#### **B∆∞·ªõc 4: Kh·ªüi T·∫°o (Initialize)**
```verilog
// Kh·ªüi t·∫°o kh√≥a (key expansion)
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Set init bit
```

#### **B∆∞·ªõc 5: B·∫Øt ƒê·∫ßu X·ª≠ L√Ω (Start Processing)**
```verilog
// B·∫Øt ƒë·∫ßu m√£ h√≥a/gi·∫£i m√£
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Set next bit
```

### **Ki·ªÉm Tra Tr·∫°ng Th√°i v√† ƒê·ªçc K·∫øt Qu·∫£**

#### **Ki·ªÉm Tra Status**
```verilog
// ƒê·ªçc status register
wbs_adr_i = 0x09, wbs_we_i = 0
// wbs_dat_o s·∫Ω ch·ª©a status
// Bit 0 = 1: Core s·∫µn s√†ng
// Bit 1 = 1: K·∫øt qu·∫£ h·ª£p l·ªá
```

#### **ƒê·ªçc K·∫øt Qu·∫£**
```verilog
// ƒê·ªçc k·∫øt qu·∫£ (4 words)
wbs_adr_i = 0x30, wbs_we_i = 0  // Result word 0
wbs_dat_o = 0x3ad77bb4          // K·∫øt qu·∫£ byte 0-3

wbs_adr_i = 0x31, wbs_we_i = 0  // Result word 1  
wbs_dat_o = 0x0d7a3660          // K·∫øt qu·∫£ byte 4-7

wbs_adr_i = 0x32, wbs_we_i = 0  // Result word 2
wbs_dat_o = 0xa89ecaf3          // K·∫øt qu·∫£ byte 8-11

wbs_adr_i = 0x33, wbs_we_i = 0  // Result word 3
wbs_dat_o = 0x2466ef97          // K·∫øt qu·∫£ byte 12-15
```

### **V√≠ D·ª• C·ª• Th·ªÉ - M√£ H√≥a AES-128**

#### **Setup Phase**
```verilog
// 1. Ghi kh√≥a NIST test vector
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key[0]
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key[1]
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key[2]
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key[3]

// 2. C·∫•u h√¨nh m√£ h√≥a + 128-bit
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1

// 3. Ghi plaintext
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Plaintext[0]
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Plaintext[1]
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Plaintext[2]
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Plaintext[3]
```

#### **Execution Phase**
```verilog
// 4. Kh·ªüi t·∫°o kh√≥a
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1

// 5. B·∫Øt ƒë·∫ßu m√£ h√≥a
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1
```

#### **Result Phase**
```verilog
// 6. Ki·ªÉm tra status
wbs_adr_i = 0x09, wbs_we_i = 0
// ƒê·ª£i wbs_dat_o[0] = 1 (ready) v√† wbs_dat_o[1] = 1 (valid)

// 7. ƒê·ªçc ciphertext
wbs_adr_i = 0x30, wbs_we_i = 0  // wbs_dat_o = 0x3ad77bb4
wbs_adr_i = 0x31, wbs_we_i = 0  // wbs_dat_o = 0x0d7a3660
wbs_adr_i = 0x32, wbs_we_i = 0  // wbs_dat_o = 0xa89ecaf3
wbs_adr_i = 0x33, wbs_we_i = 0  // wbs_dat_o = 0x2466ef97
```

### **Timing v√† Sequence**
```mermaid
graph TD
    A[Ghi kh√≥a 0x10-0x17] --> B[C·∫•u h√¨nh 0x0A]
    B --> C[Ghi d·ªØ li·ªáu 0x20-0x23]
    C --> D[Kh·ªüi t·∫°o 0x08 bit 0=1]
    D --> E[B·∫Øt ƒë·∫ßu x·ª≠ l√Ω 0x08 bit 1=1]
    E --> F[Ki·ªÉm tra status 0x09]
    F --> G[ƒê·ªçc k·∫øt qu·∫£ 0x30-0x33]
```

### **T√≠n Hi·ªáu Quan Tr·ªçng**
| T√≠n Hi·ªáu | M·ª•c ƒê√≠ch | Gi√° Tr·ªã |
|----------|----------|---------|
| `wbs_adr_i` | Ch·ªçn register | `0x00-0x33` |
| `wbs_dat_i` | D·ªØ li·ªáu ghi | `32-bit` |
| `wbs_we_i` | H∆∞·ªõng truy·ªÅn | `1=write, 0=read` |
| `wbs_stb_i` | Ch·ªçn slave | `1=ch·ªçn AES` |
| `wbs_cyc_i` | Giao d·ªãch | `1=active` |

---

### **Gi·∫£i Th√≠ch Chi Ti·∫øt T·ª´ng Module**

* [aes.v](docs/rtl_aes.md)
* [aes_core.v](docs/rtl_aes_core.md)
* [aes_encipher_block.v](docs/rtl_aes_encipher_block.md)
* [aes_decipher_block.v](docs/rtl_aes_decipher_block.md)
* [aes_key_mem.v](docs/rtl_aes_key_mem.md)
* [aes_sbox.v](docs/rtl_aes_sbox.md)
* [aes_inv_sbox.v](docs/rtl_aes_inv_sbox.md)

---

**[üß™ Step 3 - RTL Testbench](03_rtl_testbench.md)** - T·ªïng quan testbench v√† k·∫øt qu·∫£
