Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 03 18:28:39 2024
| Host         : LAPTOP-7NTTMRAQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: addition (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multiplication (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: previous (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: subtraction (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: write_enable (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_time_mux/curr_state_reg[17]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_time_mux/curr_state_reg[18]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_time_mux/curr_state_reg[19]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.582        0.000                      0                   44        0.140        0.000                      0                   44        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.582        0.000                      0                   44        0.140        0.000                      0                   44        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.674ns (69.158%)  route 0.747ns (30.842%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.748 r  inst_time_mux/curr_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.748    inst_time_mux/curr_state_reg[16]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[17]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.653ns (68.888%)  route 0.747ns (31.112%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.727 r  inst_time_mux/curr_state_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.727    inst_time_mux/curr_state_reg[16]_i_1_n_4
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[19]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[19]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.579ns (67.898%)  route 0.747ns (32.102%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.653 r  inst_time_mux/curr_state_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.653    inst_time_mux/curr_state_reg[16]_i_1_n_5
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[18]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.563ns (67.676%)  route 0.747ns (32.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.637 r  inst_time_mux/curr_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.637    inst_time_mux/curr_state_reg[16]_i_1_n_7
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  inst_time_mux/curr_state_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.560ns (67.634%)  route 0.747ns (32.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  inst_time_mux/curr_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    inst_time_mux/curr_state_reg[12]_i_1_n_6
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.539ns (67.337%)  route 0.747ns (32.663%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.613 r  inst_time_mux/curr_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.613    inst_time_mux/curr_state_reg[12]_i_1_n_4
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.465ns (66.244%)  route 0.747ns (33.756%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.539 r  inst_time_mux/curr_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.539    inst_time_mux/curr_state_reg[12]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.449ns (65.998%)  route 0.747ns (34.002%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.523 r  inst_time_mux/curr_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.523    inst_time_mux/curr_state_reg[12]_i_1_n_7
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.446ns (65.951%)  route 0.747ns (34.049%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  inst_time_mux/curr_state_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    inst_time_mux/curr_state_reg[8]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.425ns (65.622%)  route 0.747ns (34.378%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.747     6.530    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.186 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  inst_time_mux/curr_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    inst_time_mux/curr_state_reg[8]_i_1_n_4
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.606    15.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    inst_time_mux/curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 register/register1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    register/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  register/register1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  register/register1_reg[4]/Q
                         net (fo=1, routed)           0.087     1.750    cu/register1_reg[4]
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  cu/readResult[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    register/register1_reg[15]_1[4]
    SLICE_X6Y96          FDRE                                         r  register/readResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    register/clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  register/readResult_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.655    register/readResult_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 register/register1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    register/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  register/register1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  register/register1_reg[5]/Q
                         net (fo=1, routed)           0.087     1.750    cu/register1_reg[5]
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  cu/readResult[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    register/register1_reg[15]_1[5]
    SLICE_X6Y95          FDRE                                         r  register/readResult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    register/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  register/readResult_reg[5]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.655    register/readResult_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 register/register1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    register/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  register/register1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  register/register1_reg[7]/Q
                         net (fo=1, routed)           0.087     1.750    cu/register1_reg[7]
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  cu/readResult[7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    register/register1_reg[15]_1[7]
    SLICE_X6Y94          FDRE                                         r  register/readResult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    register/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  register/readResult_reg[7]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.655    register/readResult_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 register/register1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    register/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  register/register1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  register/register1_reg[1]/Q
                         net (fo=1, routed)           0.185     1.850    cu/register1_reg[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  cu/readResult[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    register/register1_reg[15]_1[1]
    SLICE_X6Y97          FDRE                                         r  register/readResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    register/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  register/readResult_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     1.660    register/readResult_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 register/register1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    register/clk_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  register/register1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  register/register1_reg[6]/Q
                         net (fo=1, routed)           0.185     1.849    cu/register1_reg[6]
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  cu/readResult[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    register/register1_reg[15]_1[6]
    SLICE_X6Y96          FDRE                                         r  register/readResult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    register/clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  register/readResult_reg[6]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.659    register/readResult_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 register/register1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.187%)  route 0.208ns (52.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    register/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  register/register1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  register/register1_reg[2]/Q
                         net (fo=1, routed)           0.208     1.873    cu/register1_reg[2]
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.045     1.918 r  cu/readResult[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    register/register1_reg[15]_1[2]
    SLICE_X6Y97          FDRE                                         r  register/readResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    register/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  register/readResult_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120     1.659    register/readResult_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.605     1.524    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  inst_time_mux/curr_state_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    inst_time_mux/curr_state_reg_n_0_[10]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  inst_time_mux/curr_state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    inst_time_mux/curr_state_reg[8]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.878     2.043    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    inst_time_mux/curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.605     1.524    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  inst_time_mux/curr_state_reg[14]/Q
                         net (fo=1, routed)           0.121     1.787    inst_time_mux/curr_state_reg_n_0_[14]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  inst_time_mux/curr_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    inst_time_mux/curr_state_reg[12]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.878     2.043    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    inst_time_mux/curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  inst_time_mux/curr_state_reg[2]/Q
                         net (fo=1, routed)           0.121     1.786    inst_time_mux/curr_state_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  inst_time_mux/curr_state_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    inst_time_mux/curr_state_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  inst_time_mux/curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.877     2.042    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  inst_time_mux/curr_state_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    inst_time_mux/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  inst_time_mux/curr_state_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    inst_time_mux/curr_state_reg_n_0_[6]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  inst_time_mux/curr_state_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    inst_time_mux/curr_state_reg[4]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.877     2.042    inst_time_mux/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  inst_time_mux/curr_state_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    inst_time_mux/curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     inst_time_mux/curr_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     inst_time_mux/curr_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     inst_time_mux/curr_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     inst_time_mux/curr_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     inst_time_mux/curr_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     inst_time_mux/curr_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     inst_time_mux/curr_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     inst_time_mux/curr_state_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     inst_time_mux/curr_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     inst_time_mux/curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     inst_time_mux/curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     inst_time_mux/curr_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     inst_time_mux/curr_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     inst_time_mux/curr_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     inst_time_mux/curr_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     inst_time_mux/curr_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     register/readResult_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     register/readResult_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     register/readResult_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     inst_time_mux/curr_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     inst_time_mux/curr_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     inst_time_mux/curr_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     inst_time_mux/curr_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     inst_time_mux/curr_state_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     inst_time_mux/curr_state_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     inst_time_mux/curr_state_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     inst_time_mux/curr_state_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     inst_time_mux/curr_state_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     inst_time_mux/curr_state_reg[19]/C



