// è¯¥æ¨¡å—ä¸RAMsæ¨¡å—è¿çº¿ï¼Œå…·ä½“æ“ä½œåœ¨RAMsä¸­æ‰§è¡Œï¼Œè¯»åˆ°çš„ç»“æœç”±RAMsè¿”å›ç»™WB
// å°±æ˜¯è¯´ï¼ŒRAMsçš„è¾“å…¥ç«¯å£ç”±memæ§åˆ¶ï¼Œè¾“å‡ºç«¯å£è¿åˆ°WB
// memç›¸å½“äºæ˜¯RAMçš„æ§åˆ¶å•å…ƒï¼Œå®Œå…¨ç»„åˆé€»è¾‘

module mem(
    //output
    ram_re,//ramè¯»ä½¿èƒ?
    ram_we,//ramå†™ä½¿èƒ?
    ram_address,//ramè¯»æˆ–å†™çš„åœ°å€
    ram_data,//è¦å†™å…¥çš„data
    //input
    MemRead,
    MemWrite,
    mem_wdata,//è¦å†™å…¥çš„data
    mem_address//åœ°å€
);

output reg ram_re;
output reg ram_we;
output reg [31:0] ram_address;
output reg [31:0] ram_data;

input wire MemRead;
input wire MemWrite;
input wire mem_wdata;
input wire mem_address;

always @(*) begin
    assign ram_address = mem_address;
    assign ram_data = mem_wdata;
    
    assign ram_re = MemRead;
    assign ram_we = MemWrite;
end

endmodule