Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 21 22:03:59 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fetching_decoding_ip_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------+
|      Characteristics      |                     Path #1                    |
+---------------------------+------------------------------------------------+
| Requirement               | 10.000                                         |
| Path Delay                | 6.701                                          |
| Logic Delay               | 0.668(10%)                                     |
| Net Delay                 | 6.033(90%)                                     |
| Clock Skew                | -0.049                                         |
| Slack                     | 2.418                                          |
| Clock Uncertainty         | 0.035                                          |
| Clock Relationship        | Safely Timed                                   |
| Clock Delay Group         | Same Clock                                     |
| Logic Levels              | 1                                              |
| Routes                    | 2                                              |
| Logical Path              | FDRE/C-(165)-LUT4-(16)-RAMB36E1/ADDRARDADDR[1] |
| Start Point Clock         | ap_clk                                         |
| End Point Clock           | ap_clk                                         |
| DSP Block                 | None                                           |
| RAM Registers             | None-None                                      |
| IO Crossings              | 0                                              |
| Config Crossings          | 0                                              |
| SLR Crossings             | 0                                              |
| PBlocks                   | 0                                              |
| High Fanout               | 165                                            |
| Dont Touch                | 0                                              |
| Mark Debug                | 0                                              |
| Start Point Pin Primitive | FDRE/C                                         |
| End Point Pin Primitive   | RAMB36E1/ADDRARDADDR[1]                        |
| Start Point Pin           | FSM_onehot_rstate_reg[1]/C                     |
| End Point Pin             | mem_reg_3_1_2/ADDRARDADDR[1]                   |
+---------------------------+------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+----+-----+-----+-----+
| End Point Clock | Requirement | 0 |  1  |  2 |  3 |  4  |  5  |  6  |
+-----------------+-------------+---+-----+----+----+-----+-----+-----+
| ap_clk          | 10.000ns    | 2 | 590 | 18 | 62 | 100 | 112 | 116 |
+-----------------+-------------+---+-----+----+----+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


