{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665500403661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665500403661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 22:00:03 2022 " "Processing started: Tue Oct 11 22:00:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665500403661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500403661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Four_bit_binary_to_2_digit_7_seg -c Four_bit_binary_to_2_digit_7_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Four_bit_binary_to_2_digit_7_seg -c Four_bit_binary_to_2_digit_7_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500403661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665500403950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665500403950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDC_to_7_segmen-data_process " "Found design unit 1: BDC_to_7_segmen-data_process" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BDC_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411119 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDC_to_7_segmen " "Found entity 1: BDC_to_7_segmen" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BDC_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411120 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_binary_to_2_digit_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_binary_to_2_digit_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_binary_to_2_digit_7_seg-converter " "Found design unit 1: Four_bit_binary_to_2_digit_7_seg-converter" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_binary_to_2_digit_7_seg " "Found entity 1: Four_bit_binary_to_2_digit_7_seg" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 4 2 " "Found 4 design units, including 2 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-data_flow " "Found design unit 1: fulladder-data_flow" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411122 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub-struct " "Found design unit 2: addsub-struct" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411122 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411122 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub " "Found entity 2: addsub" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Four_bit_binary_to_2_digit_7_seg " "Elaborating entity \"Four_bit_binary_to_2_digit_7_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665500411157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "addsub addsub:addsub A:struct " "Elaborating entity \"addsub\" using architecture \"A:struct\" for hierarchy \"addsub:addsub\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "addsub" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder addsub:addsub\|fulladder:sum1 " "Elaborating entity \"fulladder\" for hierarchy \"addsub:addsub\|fulladder:sum1\"" {  } { { "addsub.vhd" "sum1" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:convert_binary A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:convert_binary\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "convert_binary" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C BCD_2_digit_7_seg_display.vhd(25) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(25): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665500411165 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 BCD_2_digit_7_seg_display.vhd(34) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(34): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665500411166 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 BCD_2_digit_7_seg_display.vhd(35) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(35): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665500411166 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BDC_to_7_segmen BDC_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BDC_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BDC_to_7_segmen:seven_seg_display_1\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "seven_seg_display_1" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411170 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod0" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665500411411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div0" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665500411411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod1" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665500411411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665500411411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411442 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665500411442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div0 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665500411498 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665500411498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665500411546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500411546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665500411769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665500411991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665500411991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665500412015 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665500412015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665500412015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665500412015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665500412031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 22:00:12 2022 " "Processing ended: Tue Oct 11 22:00:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665500412031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665500412031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665500412031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665500412031 ""}
