///Register `IMR1` reader
pub type R = crate::R<IMR1rs>;
///Register `IMR1` writer
pub type W = crate::W<IMR1rs>;
///Field `IM` reader - CPU wakeup with interrupt mask
pub type IM_R = crate::FieldReader<u16>;
///Field `IM` writer - CPU wakeup with interrupt mask
pub type IM_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
///Field `IM19` reader - IM19
pub type IM19_R = crate::BitReader;
///Field `IM19` writer - IM19
pub type IM19_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IM23` reader - IM23
pub type IM23_R = crate::BitReader;
///Field `IM23` writer - IM23
pub type IM23_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IM25` reader - IM25
pub type IM25_R = crate::BitReader;
///Field `IM25` writer - IM25
pub type IM25_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IM31` reader - IM31
pub type IM31_R = crate::BitReader;
///Field `IM31` writer - IM31
pub type IM31_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:15 - CPU wakeup with interrupt mask
    #[inline(always)]
    pub fn im(&self) -> IM_R {
        IM_R::new((self.bits & 0xffff) as u16)
    }
    ///Bit 19 - IM19
    #[inline(always)]
    pub fn im19(&self) -> IM19_R {
        IM19_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 23 - IM23
    #[inline(always)]
    pub fn im23(&self) -> IM23_R {
        IM23_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 25 - IM25
    #[inline(always)]
    pub fn im25(&self) -> IM25_R {
        IM25_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 31 - IM31
    #[inline(always)]
    pub fn im31(&self) -> IM31_R {
        IM31_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IMR1")
            .field("im", &self.im())
            .field("im19", &self.im19())
            .field("im23", &self.im23())
            .field("im25", &self.im25())
            .field("im31", &self.im31())
            .finish()
    }
}
impl W {
    ///Bits 0:15 - CPU wakeup with interrupt mask
    #[inline(always)]
    pub fn im(&mut self) -> IM_W<'_, IMR1rs> {
        IM_W::new(self, 0)
    }
    ///Bit 19 - IM19
    #[inline(always)]
    pub fn im19(&mut self) -> IM19_W<'_, IMR1rs> {
        IM19_W::new(self, 19)
    }
    ///Bit 23 - IM23
    #[inline(always)]
    pub fn im23(&mut self) -> IM23_W<'_, IMR1rs> {
        IM23_W::new(self, 23)
    }
    ///Bit 25 - IM25
    #[inline(always)]
    pub fn im25(&mut self) -> IM25_W<'_, IMR1rs> {
        IM25_W::new(self, 25)
    }
    ///Bit 31 - IM31
    #[inline(always)]
    pub fn im31(&mut self) -> IM31_W<'_, IMR1rs> {
        IM31_W::new(self, 31)
    }
}
/**EXTI CPU wakeup with interrupt mask register

You can [`read`](crate::Reg::read) this register and get [`imr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`imr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32C031.html#EXTI:IMR1)*/
pub struct IMR1rs;
impl crate::RegisterSpec for IMR1rs {
    type Ux = u32;
}
///`read()` method returns [`imr1::R`](R) reader structure
impl crate::Readable for IMR1rs {}
///`write(|w| ..)` method takes [`imr1::W`](W) writer structure
impl crate::Writable for IMR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IMR1 to value 0xfff8_0000
impl crate::Resettable for IMR1rs {
    const RESET_VALUE: u32 = 0xfff8_0000;
}
