

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_reset_label5'
================================================================
* Date:           Sun Jun 23 07:23:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label5  |        6|        6|         2|          1|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln561_fu_108_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln561_fu_102_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_1_fu_34                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_34                |  3|   0|    3|          0|
    |i_reg_133                |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label5|  return value|
|delay_bpl_address0    |  out|    3|   ap_memory|                         delay_bpl|         array|
|delay_bpl_ce0         |  out|    1|   ap_memory|                         delay_bpl|         array|
|delay_bpl_we0         |  out|    1|   ap_memory|                         delay_bpl|         array|
|delay_bpl_d0          |  out|   32|   ap_memory|                         delay_bpl|         array|
|delay_bph_address0    |  out|    3|   ap_memory|                         delay_bph|         array|
|delay_bph_ce0         |  out|    1|   ap_memory|                         delay_bph|         array|
|delay_bph_we0         |  out|    1|   ap_memory|                         delay_bph|         array|
|delay_bph_d0          |  out|   32|   ap_memory|                         delay_bph|         array|
|dec_del_bpl_address0  |  out|    3|   ap_memory|                       dec_del_bpl|         array|
|dec_del_bpl_ce0       |  out|    1|   ap_memory|                       dec_del_bpl|         array|
|dec_del_bpl_we0       |  out|    1|   ap_memory|                       dec_del_bpl|         array|
|dec_del_bpl_d0        |  out|   32|   ap_memory|                       dec_del_bpl|         array|
|dec_del_bph_address0  |  out|    3|   ap_memory|                       dec_del_bph|         array|
|dec_del_bph_ce0       |  out|    1|   ap_memory|                       dec_del_bph|         array|
|dec_del_bph_we0       |  out|    1|   ap_memory|                       dec_del_bph|         array|
|dec_del_bph_d0        |  out|   32|   ap_memory|                       dec_del_bph|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 0, i3 %i_1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 6 'store' 'store_ln544' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln561 = icmp_eq  i3 %i, i3 6" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 9 'icmp' 'icmp_ln561' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln561 = add i3 %i, i3 1" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 10 'add' 'add_ln561' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %icmp_ln561, void %for.inc18.i.split, void %for.inc26.i.preheader.exitStub" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'br' 'br_ln561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 %add_ln561, i3 %i_1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln544' <Predicate = (!icmp_ln561)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln561)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln561 = zext i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'zext' 'zext_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'specloopname' 'specloopname_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%delay_bpl_addr = getelementptr i32 %delay_bpl, i64 0, i64 %zext_ln561" [benchmarks/chstone/adpcm/src/adpcm.c:563->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'getelementptr' 'delay_bpl_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln563 = store i32 0, i3 %delay_bpl_addr" [benchmarks/chstone/adpcm/src/adpcm.c:563->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln563' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%delay_bph_addr = getelementptr i32 %delay_bph, i64 0, i64 %zext_ln561" [benchmarks/chstone/adpcm/src/adpcm.c:564->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'getelementptr' 'delay_bph_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln564 = store i32 0, i3 %delay_bph_addr" [benchmarks/chstone/adpcm/src/adpcm.c:564->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'store' 'store_ln564' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln561" [benchmarks/chstone/adpcm/src/adpcm.c:565->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 21 'getelementptr' 'dec_del_bpl_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln565 = store i32 0, i3 %dec_del_bpl_addr" [benchmarks/chstone/adpcm/src/adpcm.c:565->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 22 'store' 'store_ln565' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln561" [benchmarks/chstone/adpcm/src/adpcm.c:566->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 23 'getelementptr' 'dec_del_bph_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln566 = store i32 0, i3 %dec_del_bph_addr" [benchmarks/chstone/adpcm/src/adpcm.c:566->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 24 'store' 'store_ln566' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.inc18.i" [benchmarks/chstone/adpcm/src/adpcm.c:561->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 25 'br' 'br_ln561' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delay_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca           ) [ 010]
store_ln544             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 011]
icmp_ln561              (icmp             ) [ 010]
add_ln561               (add              ) [ 000]
br_ln561                (br               ) [ 000]
store_ln544             (store            ) [ 000]
zext_ln561              (zext             ) [ 000]
specpipeline_ln544      (specpipeline     ) [ 000]
speclooptripcount_ln544 (speclooptripcount) [ 000]
specloopname_ln561      (specloopname     ) [ 000]
delay_bpl_addr          (getelementptr    ) [ 000]
store_ln563             (store            ) [ 000]
delay_bph_addr          (getelementptr    ) [ 000]
store_ln564             (store            ) [ 000]
dec_del_bpl_addr        (getelementptr    ) [ 000]
store_ln565             (store            ) [ 000]
dec_del_bph_addr        (getelementptr    ) [ 000]
store_ln566             (store            ) [ 000]
br_ln561                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_bpl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delay_bph">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_del_bph">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="delay_bpl_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="3" slack="0"/>
<pin id="42" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_bpl_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln563_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="delay_bph_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_bph_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln564_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="3" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dec_del_bpl_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_bpl_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln565_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln565/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dec_del_bph_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_bph_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln566_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln544_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln561_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln561/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln561_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln544_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln561_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln561/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="32" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="129"><net_src comp="34" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="136"><net_src comp="99" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delay_bpl | {2 }
	Port: delay_bph | {2 }
	Port: dec_del_bpl | {2 }
	Port: dec_del_bph | {2 }
 - Input state : 
	Port: adpcm_main_Pipeline_reset_label5 : delay_bpl | {}
	Port: adpcm_main_Pipeline_reset_label5 : delay_bph | {}
	Port: adpcm_main_Pipeline_reset_label5 : dec_del_bpl | {}
	Port: adpcm_main_Pipeline_reset_label5 : dec_del_bph | {}
  - Chain level:
	State 1
		store_ln544 : 1
		i : 1
		icmp_ln561 : 2
		add_ln561 : 2
		br_ln561 : 3
		store_ln544 : 3
	State 2
		delay_bpl_addr : 1
		store_ln563 : 2
		delay_bph_addr : 1
		store_ln564 : 2
		dec_del_bpl_addr : 1
		store_ln565 : 2
		dec_del_bph_addr : 1
		store_ln566 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln561_fu_102 |    0    |    11   |
|----------|-------------------|---------|---------|
|    add   |  add_ln561_fu_108 |    0    |    11   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln561_fu_119 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    22   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_126|    3   |
| i_reg_133 |    3   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   22   |
+-----------+--------+--------+
