---
title: About
layout: page
---

## Kartik Anand

Hey there !

I'm a developer from Delhi, India who works on logic synthesis tools for a living. I'm currently employed with Synopsys Inc. Logic Synthesis refers to the process of converting RTL to net list, in a sense, synthesis tools are your compilers for Verilog, VHDL, and System Verilog family of languages.

You may contact me through the below mentioned links:

- Mail
- Linkedin
- Github
- StackOverflow

This website has been created using the Indigo theme, uses Jekyll for static site development, and is hosted on Github Pages.
