JDF B
// Created by Version 2.0 
PROJECT KEPLER_CPLD_DRDY
DESIGN kepler_cpld_drdy Normal
DEVKIT LC4064V-5T48I
ENTRY Pure VHDL
MODULE kepler_tl.vhd
MODSTYLE KEPLER_TL Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE KEPLER_TL
