/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [11:0] _02_;
  wire [18:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_3z ? celloutsig_1_16z : celloutsig_1_3z;
  assign celloutsig_0_19z = celloutsig_0_0z ? in_data[43] : celloutsig_0_5z;
  assign celloutsig_1_3z = !(celloutsig_1_16z ? celloutsig_1_1z : celloutsig_1_16z);
  assign celloutsig_1_14z = ~((celloutsig_1_16z | celloutsig_1_1z) & celloutsig_1_11z);
  assign celloutsig_0_5z = ~((in_data[44] | celloutsig_0_0z) & (celloutsig_0_1z | in_data[21]));
  assign celloutsig_0_21z = ~((celloutsig_0_6z[0] | celloutsig_0_7z) & (celloutsig_0_11z[6] | celloutsig_0_14z));
  assign celloutsig_0_0z = in_data[46] ^ in_data[8];
  assign celloutsig_1_1z = in_data[163] ^ in_data[111];
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_1z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z ^ celloutsig_0_2z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= in_data[28:17];
  reg [18:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 19'h00000;
    else _16_ <= { in_data[52:40], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z[3:2], celloutsig_0_8z[3], celloutsig_0_8z[0] };
  assign { _03_[18:7], _00_, _03_[5:0] } = _16_;
  assign celloutsig_0_6z = { in_data[13:10], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, in_data[78:59] };
  assign celloutsig_0_13z = { in_data[23:10], _01_, celloutsig_0_2z } == { _01_, celloutsig_0_2z, _02_, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = { _02_[10:5], celloutsig_0_2z, celloutsig_0_2z, _01_ } == { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_16z = { in_data[148], celloutsig_1_1z, celloutsig_1_1z } && in_data[178:176];
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_16z } && { in_data[106:101], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_11z[5:2], celloutsig_0_0z, celloutsig_0_8z[3:2], celloutsig_0_8z[3], celloutsig_0_8z[0], celloutsig_0_23z, _01_, celloutsig_0_0z, celloutsig_0_14z } | { _03_[18:16], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_8z[3:2], celloutsig_0_8z[3], celloutsig_0_8z[0], _01_, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_31z = { _02_[8], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_21z } | { _02_[1], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_1_4z = | in_data[126:118];
  assign celloutsig_0_16z = | { celloutsig_0_11z[7:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, in_data[92:82] };
  assign celloutsig_0_47z = | celloutsig_0_24z[16:9];
  assign celloutsig_1_0z = | in_data[109:106];
  assign celloutsig_1_7z = | { celloutsig_1_16z, celloutsig_1_6z, in_data[153:146] };
  assign celloutsig_0_29z = | { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_11z[0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_46z = ^ { celloutsig_0_31z[4:1], celloutsig_0_16z };
  assign celloutsig_0_7z = ^ { in_data[65:63], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { in_data[16:14], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = ^ in_data[62:58];
  assign celloutsig_0_14z = ^ { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_22z = ^ { _00_, _03_[5], celloutsig_0_10z, _03_[18:7], _00_, _03_[5:0], celloutsig_0_16z };
  assign celloutsig_0_23z = { celloutsig_0_20z[4], celloutsig_0_13z, celloutsig_0_4z } >> _03_[3:1];
  assign celloutsig_0_11z = { celloutsig_0_6z[20], celloutsig_0_8z[3:2], celloutsig_0_8z[3], celloutsig_0_8z[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z } >> { _01_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_6z) | celloutsig_1_7z);
  assign { celloutsig_0_8z[0], celloutsig_0_8z[2], celloutsig_0_8z[3] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_20z[2], celloutsig_0_20z[4], celloutsig_0_20z[5], celloutsig_0_20z[19:17], celloutsig_0_20z[15], celloutsig_0_20z[13:6], celloutsig_0_20z[14], celloutsig_0_20z[16], celloutsig_0_20z[0] } = ~ { celloutsig_0_8z[0], celloutsig_0_8z[2], celloutsig_0_8z[3], _03_[16:14], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z };
  assign _03_[6] = _00_;
  assign { celloutsig_0_20z[3], celloutsig_0_20z[1] } = { celloutsig_0_20z[5], celloutsig_0_20z[15] };
  assign celloutsig_0_8z[1] = celloutsig_0_8z[3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
