
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue Jul 26 17:20:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 271.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[15]  (to w_clk +)

   Delay:              28.256ns  (42.3% logic, 57.7% route), 16 logic levels.

 Constraint Details:

     28.256ns physical path delay SLICE_7 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.612ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C11C.CLK to      R5C11C.Q0 SLICE_7 (from w_clk)
ROUTE         2     2.422      R5C11C.Q0 to      R6C11D.B1 cnt_a[3]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_50
ROUTE         2     2.336      R6C11D.F1 to      R6C11B.B1 un13lt5_1
CTOF_DEL    ---     0.923      R6C11B.B1 to      R6C11B.F1 SLICE_52
ROUTE         1     1.002      R6C11B.F1 to      R6C11B.C0 un1_cnt_alt8
CTOF_DEL    ---     0.923      R6C11B.C0 to      R6C11B.F0 SLICE_52
ROUTE         1     2.372      R6C11B.F0 to      R6C13D.B1 un1_cnt_alt9
CTOF_DEL    ---     0.923      R6C13D.B1 to      R6C13D.F1 SLICE_44
ROUTE        10     2.681      R6C13D.F1 to      R6C16A.C0 un1_cnt_alto15
CTOF_DEL    ---     0.923      R6C16A.C0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317     R5C12B.FCI to     R5C12B.FCO SLICE_4
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317     R5C12C.FCI to     R5C12C.FCO SLICE_3
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317     R5C12D.FCI to     R5C12D.FCO SLICE_2
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI un1_cnt_a_1_cry_14
FCITOF0_DE  ---     1.181     R5C13A.FCI to      R5C13A.F0 SLICE_1
ROUTE         1     1.578      R5C13A.F0 to      R5C13B.B1 un1_cnt_a_1_s_15_0_S0
CTOF_DEL    ---     0.923      R5C13B.B1 to      R5C13B.F1 SLICE_38
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 cnt_a_3[15] (to w_clk)
                  --------
                   28.256   (42.3% logic, 57.7% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C11C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_c[2]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[15]  (to w_clk +)

   Delay:              28.215ns  (45.6% logic, 54.4% route), 17 logic levels.

 Constraint Details:

     28.215ns physical path delay SLICE_26 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.653ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C17B.CLK to      R7C17B.Q1 SLICE_26 (from w_clk)
ROUTE         3     2.317      R7C17B.Q1 to      R6C17A.A1 cnt_c[2]
CTOF_DEL    ---     0.923      R6C17A.A1 to      R6C17A.F1 SLICE_55
ROUTE         1     1.578      R6C17A.F1 to      R6C17A.B0 un1_cnt_clto2_0
CTOF_DEL    ---     0.923      R6C17A.B0 to      R6C17A.F0 SLICE_55
ROUTE         1     1.482      R6C17A.F0 to      R6C17D.D1 un1_cnt_clto7_3
CTOF_DEL    ---     0.923      R6C17D.D1 to      R6C17D.F1 SLICE_53
ROUTE         1     1.002      R6C17D.F1 to      R6C17D.C0 un1_cnt_clt10
CTOF_DEL    ---     0.923      R6C17D.C0 to      R6C17D.F0 SLICE_53
ROUTE         1     1.002      R6C17D.F0 to      R6C17C.C1 un1_cnt_clt11
CTOF_DEL    ---     0.923      R6C17C.C1 to      R6C17C.F1 SLICE_43
ROUTE        21     2.468      R6C17C.F1 to      R6C16A.B0 cnt_c
CTOF_DEL    ---     0.923      R6C16A.B0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317     R5C12B.FCI to     R5C12B.FCO SLICE_4
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317     R5C12C.FCI to     R5C12C.FCO SLICE_3
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317     R5C12D.FCI to     R5C12D.FCO SLICE_2
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI un1_cnt_a_1_cry_14
FCITOF0_DE  ---     1.181     R5C13A.FCI to      R5C13A.F0 SLICE_1
ROUTE         1     1.578      R5C13A.F0 to      R5C13B.B1 un1_cnt_a_1_s_15_0_S0
CTOF_DEL    ---     0.923      R5C13B.B1 to      R5C13B.F1 SLICE_38
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 cnt_a_3[15] (to w_clk)
                  --------
                   28.215   (45.6% logic, 54.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[1]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[15]  (to w_clk +)

   Delay:              28.099ns  (42.6% logic, 57.4% route), 16 logic levels.

 Constraint Details:

     28.099ns physical path delay SLICE_36 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.769ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C11A.CLK to      R6C11A.Q0 SLICE_36 (from w_clk)
ROUTE         2     2.265      R6C11A.Q0 to      R6C11D.A1 cnt_a[1]
CTOF_DEL    ---     0.923      R6C11D.A1 to      R6C11D.F1 SLICE_50
ROUTE         2     2.336      R6C11D.F1 to      R6C11B.B1 un13lt5_1
CTOF_DEL    ---     0.923      R6C11B.B1 to      R6C11B.F1 SLICE_52
ROUTE         1     1.002      R6C11B.F1 to      R6C11B.C0 un1_cnt_alt8
CTOF_DEL    ---     0.923      R6C11B.C0 to      R6C11B.F0 SLICE_52
ROUTE         1     2.372      R6C11B.F0 to      R6C13D.B1 un1_cnt_alt9
CTOF_DEL    ---     0.923      R6C13D.B1 to      R6C13D.F1 SLICE_44
ROUTE        10     2.681      R6C13D.F1 to      R6C16A.C0 un1_cnt_alto15
CTOF_DEL    ---     0.923      R6C16A.C0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317     R5C12B.FCI to     R5C12B.FCO SLICE_4
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317     R5C12C.FCI to     R5C12C.FCO SLICE_3
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317     R5C12D.FCI to     R5C12D.FCO SLICE_2
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI un1_cnt_a_1_cry_14
FCITOF0_DE  ---     1.181     R5C13A.FCI to      R5C13A.F0 SLICE_1
ROUTE         1     1.578      R5C13A.F0 to      R5C13B.B1 un1_cnt_a_1_s_15_0_S0
CTOF_DEL    ---     0.923      R5C13B.B1 to      R5C13B.F1 SLICE_38
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 cnt_a_3[15] (to w_clk)
                  --------
                   28.099   (42.6% logic, 57.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R6C11A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.920ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[9]  (to w_clk +)

   Delay:              27.948ns  (39.4% logic, 60.6% route), 13 logic levels.

 Constraint Details:

     27.948ns physical path delay SLICE_7 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.920ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C11C.CLK to      R5C11C.Q0 SLICE_7 (from w_clk)
ROUTE         2     2.422      R5C11C.Q0 to      R6C11D.B1 cnt_a[3]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_50
ROUTE         2     2.336      R6C11D.F1 to      R6C11B.B1 un13lt5_1
CTOF_DEL    ---     0.923      R6C11B.B1 to      R6C11B.F1 SLICE_52
ROUTE         1     1.002      R6C11B.F1 to      R6C11B.C0 un1_cnt_alt8
CTOF_DEL    ---     0.923      R6C11B.C0 to      R6C11B.F0 SLICE_52
ROUTE         1     2.372      R6C11B.F0 to      R6C13D.B1 un1_cnt_alt9
CTOF_DEL    ---     0.923      R6C13D.B1 to      R6C13D.F1 SLICE_44
ROUTE        10     2.681      R6C13D.F1 to      R6C16A.C0 un1_cnt_alto15
CTOF_DEL    ---     0.923      R6C16A.C0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOF0_DE  ---     1.181     R5C12B.FCI to      R5C12B.F0 SLICE_4
ROUTE         1     2.221      R5C12B.F0 to      R5C13B.A0 un1_cnt_a_1_cry_9_0_S0
CTOF_DEL    ---     0.923      R5C13B.A0 to      R5C13B.F0 SLICE_38
ROUTE         1     0.000      R5C13B.F0 to     R5C13B.DI0 cnt_a_3[9] (to w_clk)
                  --------
                   27.948   (39.4% logic, 60.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C11C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 271.961ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_c[2]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[9]  (to w_clk +)

   Delay:              27.907ns  (42.7% logic, 57.3% route), 14 logic levels.

 Constraint Details:

     27.907ns physical path delay SLICE_26 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 271.961ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C17B.CLK to      R7C17B.Q1 SLICE_26 (from w_clk)
ROUTE         3     2.317      R7C17B.Q1 to      R6C17A.A1 cnt_c[2]
CTOF_DEL    ---     0.923      R6C17A.A1 to      R6C17A.F1 SLICE_55
ROUTE         1     1.578      R6C17A.F1 to      R6C17A.B0 un1_cnt_clto2_0
CTOF_DEL    ---     0.923      R6C17A.B0 to      R6C17A.F0 SLICE_55
ROUTE         1     1.482      R6C17A.F0 to      R6C17D.D1 un1_cnt_clto7_3
CTOF_DEL    ---     0.923      R6C17D.D1 to      R6C17D.F1 SLICE_53
ROUTE         1     1.002      R6C17D.F1 to      R6C17D.C0 un1_cnt_clt10
CTOF_DEL    ---     0.923      R6C17D.C0 to      R6C17D.F0 SLICE_53
ROUTE         1     1.002      R6C17D.F0 to      R6C17C.C1 un1_cnt_clt11
CTOF_DEL    ---     0.923      R6C17C.C1 to      R6C17C.F1 SLICE_43
ROUTE        21     2.468      R6C17C.F1 to      R6C16A.B0 cnt_c
CTOF_DEL    ---     0.923      R6C16A.B0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOF0_DE  ---     1.181     R5C12B.FCI to      R5C12B.F0 SLICE_4
ROUTE         1     2.221      R5C12B.F0 to      R5C13B.A0 un1_cnt_a_1_cry_9_0_S0
CTOF_DEL    ---     0.923      R5C13B.A0 to      R5C13B.F0 SLICE_38
ROUTE         1     0.000      R5C13B.F0 to     R5C13B.DI0 cnt_a_3[9] (to w_clk)
                  --------
                   27.907   (42.7% logic, 57.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.050ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[5]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[15]  (to w_clk +)

   Delay:              27.818ns  (43.0% logic, 57.0% route), 16 logic levels.

 Constraint Details:

     27.818ns physical path delay SLICE_33 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.050ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q0 SLICE_33 (from w_clk)
ROUTE         3     2.397      R7C13D.Q0 to      R6C13B.B0 cnt_o2[5]
CTOF_DEL    ---     0.923      R6C13B.B0 to      R6C13B.F0 SLICE_62
ROUTE         1     1.578      R6C13B.F0 to      R6C13C.B1 un1_cnt_o2lto7_2
CTOF_DEL    ---     0.923      R6C13C.B1 to      R6C13C.F1 SLICE_51
ROUTE         1     1.002      R6C13C.F1 to      R6C13C.C0 un1_cnt_o2lt8
CTOF_DEL    ---     0.923      R6C13C.C0 to      R6C13C.F0 SLICE_51
ROUTE         1     2.301      R6C13C.F0 to      R6C14A.B1 un1_cnt_o2lt11
CTOF_DEL    ---     0.923      R6C14A.B1 to      R6C14A.F1 SLICE_42
ROUTE        20     3.097      R6C14A.F1 to      R6C16A.A0 cnt_o2
CTOF_DEL    ---     0.923      R6C16A.A0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317     R5C12B.FCI to     R5C12B.FCO SLICE_4
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317     R5C12C.FCI to     R5C12C.FCO SLICE_3
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317     R5C12D.FCI to     R5C12D.FCO SLICE_2
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI un1_cnt_a_1_cry_14
FCITOF0_DE  ---     1.181     R5C13A.FCI to      R5C13A.F0 SLICE_1
ROUTE         1     1.578      R5C13A.F0 to      R5C13B.B1 un1_cnt_a_1_s_15_0_S0
CTOF_DEL    ---     0.923      R5C13B.B1 to      R5C13B.F1 SLICE_38
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 cnt_a_3[15] (to w_clk)
                  --------
                   27.818   (43.0% logic, 57.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R7C13D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[2]  (to w_clk +)

   Delay:              27.804ns  (35.4% logic, 64.6% route), 9 logic levels.

 Constraint Details:

     27.804ns physical path delay SLICE_7 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.064ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C11C.CLK to      R5C11C.Q0 SLICE_7 (from w_clk)
ROUTE         2     2.422      R5C11C.Q0 to      R6C11D.B1 cnt_a[3]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_50
ROUTE         2     2.336      R6C11D.F1 to      R6C11B.B1 un13lt5_1
CTOF_DEL    ---     0.923      R6C11B.B1 to      R6C11B.F1 SLICE_52
ROUTE         1     1.002      R6C11B.F1 to      R6C11B.C0 un1_cnt_alt8
CTOF_DEL    ---     0.923      R6C11B.C0 to      R6C11B.F0 SLICE_52
ROUTE         1     2.372      R6C11B.F0 to      R6C13D.B1 un1_cnt_alt9
CTOF_DEL    ---     0.923      R6C13D.B1 to      R6C13D.F1 SLICE_44
ROUTE        10     2.681      R6C13D.F1 to      R6C16A.C0 un1_cnt_alto15
CTOF_DEL    ---     0.923      R6C16A.C0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOF1_DE  ---     1.298     R5C11B.FCI to      R5C11B.F1 SLICE_8
ROUTE         1     3.228      R5C11B.F1 to      R6C11A.B1 un1_cnt_a_1_cry_1_0_S1
CTOF_DEL    ---     0.923      R6C11A.B1 to      R6C11A.F1 SLICE_36
ROUTE         1     0.000      R6C11A.F1 to     R6C11A.DI1 cnt_a_3[2] (to w_clk)
                  --------
                   27.804   (35.4% logic, 64.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C11C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R6C11A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[6]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[15]  (to w_clk +)

   Delay:              27.802ns  (43.0% logic, 57.0% route), 16 logic levels.

 Constraint Details:

     27.802ns physical path delay SLICE_33 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.066ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C13D.CLK to      R7C13D.Q1 SLICE_33 (from w_clk)
ROUTE         3     2.381      R7C13D.Q1 to      R6C13B.A0 cnt_o2[6]
CTOF_DEL    ---     0.923      R6C13B.A0 to      R6C13B.F0 SLICE_62
ROUTE         1     1.578      R6C13B.F0 to      R6C13C.B1 un1_cnt_o2lto7_2
CTOF_DEL    ---     0.923      R6C13C.B1 to      R6C13C.F1 SLICE_51
ROUTE         1     1.002      R6C13C.F1 to      R6C13C.C0 un1_cnt_o2lt8
CTOF_DEL    ---     0.923      R6C13C.C0 to      R6C13C.F0 SLICE_51
ROUTE         1     2.301      R6C13C.F0 to      R6C14A.B1 un1_cnt_o2lt11
CTOF_DEL    ---     0.923      R6C14A.B1 to      R6C14A.F1 SLICE_42
ROUTE        20     3.097      R6C14A.F1 to      R6C16A.A0 cnt_o2
CTOF_DEL    ---     0.923      R6C16A.A0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOFCO_D  ---     0.317     R5C12B.FCI to     R5C12B.FCO SLICE_4
ROUTE         1     0.000     R5C12B.FCO to     R5C12C.FCI un1_cnt_a_1_cry_10
FCITOFCO_D  ---     0.317     R5C12C.FCI to     R5C12C.FCO SLICE_3
ROUTE         1     0.000     R5C12C.FCO to     R5C12D.FCI un1_cnt_a_1_cry_12
FCITOFCO_D  ---     0.317     R5C12D.FCI to     R5C12D.FCO SLICE_2
ROUTE         1     0.000     R5C12D.FCO to     R5C13A.FCI un1_cnt_a_1_cry_14
FCITOF0_DE  ---     1.181     R5C13A.FCI to      R5C13A.F0 SLICE_1
ROUTE         1     1.578      R5C13A.F0 to      R5C13B.B1 un1_cnt_a_1_s_15_0_S0
CTOF_DEL    ---     0.923      R5C13B.B1 to      R5C13B.F1 SLICE_38
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 cnt_a_3[15] (to w_clk)
                  --------
                   27.802   (43.0% logic, 57.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R7C13D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.077ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_a[1]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[9]  (to w_clk +)

   Delay:              27.791ns  (39.6% logic, 60.4% route), 13 logic levels.

 Constraint Details:

     27.791ns physical path delay SLICE_36 to SLICE_38 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.077ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C11A.CLK to      R6C11A.Q0 SLICE_36 (from w_clk)
ROUTE         2     2.265      R6C11A.Q0 to      R6C11D.A1 cnt_a[1]
CTOF_DEL    ---     0.923      R6C11D.A1 to      R6C11D.F1 SLICE_50
ROUTE         2     2.336      R6C11D.F1 to      R6C11B.B1 un13lt5_1
CTOF_DEL    ---     0.923      R6C11B.B1 to      R6C11B.F1 SLICE_52
ROUTE         1     1.002      R6C11B.F1 to      R6C11B.C0 un1_cnt_alt8
CTOF_DEL    ---     0.923      R6C11B.C0 to      R6C11B.F0 SLICE_52
ROUTE         1     2.372      R6C11B.F0 to      R6C13D.B1 un1_cnt_alt9
CTOF_DEL    ---     0.923      R6C13D.B1 to      R6C13D.F1 SLICE_44
ROUTE        10     2.681      R6C13D.F1 to      R6C16A.C0 un1_cnt_alto15
CTOF_DEL    ---     0.923      R6C16A.C0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOFCO_D  ---     0.317     R5C11B.FCI to     R5C11B.FCO SLICE_8
ROUTE         1     0.000     R5C11B.FCO to     R5C11C.FCI un1_cnt_a_1_cry_2
FCITOFCO_D  ---     0.317     R5C11C.FCI to     R5C11C.FCO SLICE_7
ROUTE         1     0.000     R5C11C.FCO to     R5C11D.FCI un1_cnt_a_1_cry_4
FCITOFCO_D  ---     0.317     R5C11D.FCI to     R5C11D.FCO SLICE_6
ROUTE         1     0.000     R5C11D.FCO to     R5C12A.FCI un1_cnt_a_1_cry_6
FCITOFCO_D  ---     0.317     R5C12A.FCI to     R5C12A.FCO SLICE_5
ROUTE         1     0.000     R5C12A.FCO to     R5C12B.FCI un1_cnt_a_1_cry_8
FCITOF0_DE  ---     1.181     R5C12B.FCI to      R5C12B.F0 SLICE_4
ROUTE         1     2.221      R5C12B.F0 to      R5C13B.A0 un1_cnt_a_1_cry_9_0_S0
CTOF_DEL    ---     0.923      R5C13B.A0 to      R5C13B.F0 SLICE_38
ROUTE         1     0.000      R5C13B.F0 to     R5C13B.DI0 cnt_a_3[9] (to w_clk)
                  --------
                   27.791   (39.6% logic, 60.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R6C11A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R5C13B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_c[2]  (from w_clk +)
   Destination:    FF         Data in        cnt_a[2]  (to w_clk +)

   Delay:              27.763ns  (38.8% logic, 61.2% route), 10 logic levels.

 Constraint Details:

     27.763ns physical path delay SLICE_26 to SLICE_36 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 272.105ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C17B.CLK to      R7C17B.Q1 SLICE_26 (from w_clk)
ROUTE         3     2.317      R7C17B.Q1 to      R6C17A.A1 cnt_c[2]
CTOF_DEL    ---     0.923      R6C17A.A1 to      R6C17A.F1 SLICE_55
ROUTE         1     1.578      R6C17A.F1 to      R6C17A.B0 un1_cnt_clto2_0
CTOF_DEL    ---     0.923      R6C17A.B0 to      R6C17A.F0 SLICE_55
ROUTE         1     1.482      R6C17A.F0 to      R6C17D.D1 un1_cnt_clto7_3
CTOF_DEL    ---     0.923      R6C17D.D1 to      R6C17D.F1 SLICE_53
ROUTE         1     1.002      R6C17D.F1 to      R6C17D.C0 un1_cnt_clt10
CTOF_DEL    ---     0.923      R6C17D.C0 to      R6C17D.F0 SLICE_53
ROUTE         1     1.002      R6C17D.F0 to      R6C17C.C1 un1_cnt_clt11
CTOF_DEL    ---     0.923      R6C17C.C1 to      R6C17C.F1 SLICE_43
ROUTE        21     2.468      R6C17C.F1 to      R6C16A.B0 cnt_c
CTOF_DEL    ---     0.923      R6C16A.B0 to      R6C16A.F0 SLICE_41
ROUTE         1     3.908      R6C16A.F0 to      R5C11A.A0 un1_cnt_a15_6
C0TOFCO_DE  ---     2.064      R5C11A.A0 to     R5C11A.FCO SLICE_9
ROUTE         1     0.000     R5C11A.FCO to     R5C11B.FCI un1_cnt_a_1_cry_0
FCITOF1_DE  ---     1.298     R5C11B.FCI to      R5C11B.F1 SLICE_8
ROUTE         1     3.228      R5C11B.F1 to      R6C11A.B1 un1_cnt_a_1_cry_1_0_S1
CTOF_DEL    ---     0.923      R6C11A.B1 to      R6C11A.F1 SLICE_36
ROUTE         1     0.000      R6C11A.F1 to     R6C11A.DI1 cnt_a_3[2] (to w_clk)
                  --------
                   27.763   (38.8% logic, 61.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R7C17B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     8.811        OSC.OSC to     R6C11A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   34.858MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   34.858 MHz|  16  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 40
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10223 paths, 1 nets, and 470 connections (99.79% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue Jul 26 17:20:32 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o2[0]  (from w_clk +)
   Destination:    FF         Data in        cnt_o2[0]  (to w_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay SLICE_0 to SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13A.CLK to      R7C13A.Q1 SLICE_0 (from w_clk)
ROUTE         1     0.367      R7C13A.Q1 to      R7C13A.A1 cnt_o2[0]
CTOF_DEL    ---     0.199      R7C13A.A1 to      R7C13A.F1 SLICE_0
ROUTE         1     0.000      R7C13A.F1 to     R7C13A.DI1 cnt_o2_s[0] (to w_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[15]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_10 to SLICE_10 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C17A.CLK to      R5C17A.Q0 SLICE_10 (from w_clk)
ROUTE         3     0.369      R5C17A.Q0 to      R5C17A.A0 cnt_o1[15]
CTOF_DEL    ---     0.199      R5C17A.A0 to      R5C17A.F0 SLICE_10
ROUTE         1     0.000      R5C17A.F0 to     R5C17A.DI0 cnt_o1_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[13]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_11 to SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C16D.CLK to      R5C16D.Q0 SLICE_11 (from w_clk)
ROUTE         3     0.369      R5C16D.Q0 to      R5C16D.A0 cnt_o1[13]
CTOF_DEL    ---     0.199      R5C16D.A0 to      R5C16D.F0 SLICE_11
ROUTE         1     0.000      R5C16D.F0 to     R5C16D.DI0 cnt_o1_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[14]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_11 to SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C16D.CLK to      R5C16D.Q1 SLICE_11 (from w_clk)
ROUTE         3     0.369      R5C16D.Q1 to      R5C16D.A1 cnt_o1[14]
CTOF_DEL    ---     0.199      R5C16D.A1 to      R5C16D.F1 SLICE_11
ROUTE         1     0.000      R5C16D.F1 to     R5C16D.DI1 cnt_o1_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[9]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[9]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_13 to SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C16B.CLK to      R5C16B.Q0 SLICE_13 (from w_clk)
ROUTE         3     0.369      R5C16B.Q0 to      R5C16B.A0 cnt_o1[9]
CTOF_DEL    ---     0.199      R5C16B.A0 to      R5C16B.F0 SLICE_13
ROUTE         1     0.000      R5C16B.F0 to     R5C16B.DI0 cnt_o1_s[9] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[10]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[10]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_13 to SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C16B.CLK to      R5C16B.Q1 SLICE_13 (from w_clk)
ROUTE         3     0.369      R5C16B.Q1 to      R5C16B.A1 cnt_o1[10]
CTOF_DEL    ---     0.199      R5C16B.A1 to      R5C16B.F1 SLICE_13
ROUTE         1     0.000      R5C16B.F1 to     R5C16B.DI1 cnt_o1_s[10] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[5]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[5]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15D.CLK to      R5C15D.Q0 SLICE_15 (from w_clk)
ROUTE         3     0.369      R5C15D.Q0 to      R5C15D.A0 cnt_o1[5]
CTOF_DEL    ---     0.199      R5C15D.A0 to      R5C15D.F0 SLICE_15
ROUTE         1     0.000      R5C15D.F0 to     R5C15D.DI0 cnt_o1_s[5] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[6]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[6]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15D.CLK to      R5C15D.Q1 SLICE_15 (from w_clk)
ROUTE         3     0.369      R5C15D.Q1 to      R5C15D.A1 cnt_o1[6]
CTOF_DEL    ---     0.199      R5C15D.A1 to      R5C15D.F1 SLICE_15
ROUTE         1     0.000      R5C15D.F1 to     R5C15D.DI1 cnt_o1_s[6] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[4]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[4]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_16 to SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15C.CLK to      R5C15C.Q1 SLICE_16 (from w_clk)
ROUTE         3     0.369      R5C15C.Q1 to      R5C15C.A1 cnt_o1[4]
CTOF_DEL    ---     0.199      R5C15C.A1 to      R5C15C.F1 SLICE_16
ROUTE         1     0.000      R5C15C.F1 to     R5C15C.DI1 cnt_o1_s[4] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_o1[3]  (from w_clk +)
   Destination:    FF         Data in        cnt_o1[3]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_16 to SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R5C15C.CLK to      R5C15C.Q0 SLICE_16 (from w_clk)
ROUTE         3     0.369      R5C15C.Q0 to      R5C15C.A0 cnt_o1[3]
CTOF_DEL    ---     0.199      R5C15C.A0 to      R5C15C.F0 SLICE_16
ROUTE         1     0.000      R5C15C.F0 to     R5C15C.DI0 cnt_o1_s[3] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     2.806        OSC.OSC to     R5C15C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.855 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 40
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10223 paths, 1 nets, and 470 connections (99.79% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

