# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do half_adder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {half_adder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:18 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." half_adder.vo 
# -- Compiling module half_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	half_adder
# End time: 19:05:18 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week\ 10/half_adder {C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/half_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:18 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder" C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 19:05:18 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week\ 10/half_adder {C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/half_adder_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:05:18 on Nov 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder" C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/half_adder_testbench.v 
# -- Compiling module half_adder_testbench
# 
# Top level modules:
# 	half_adder_testbench
# End time: 19:05:19 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:05:19 on Nov 19,2020
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/simulation/modelsim/gate_work
#             C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 10/half_adder/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./half_adder_run_msim_gate_verilog.do PAUSED at line 13
vsim work.half_adder
# vsim work.half_adder 
# Start time: 19:05:19 on Nov 19,2020
# Loading work.half_adder
vsim work.half_adder
# End time: 19:05:53 on Nov 19,2020, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
# vsim work.half_adder 
# Start time: 19:05:53 on Nov 19,2020
# Loading work.half_adder
vsim work.half_adder_testbench
# End time: 19:06:11 on Nov 19,2020, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim work.half_adder_testbench 
# Start time: 19:06:11 on Nov 19,2020
# Loading work.half_adder_testbench
# Loading work.half_adder
run
# a= 0 b = 1 sum = 1 carry = 0
# a= 1 b = 0 sum = 1 carry = 0
# a= 0 b = 0 sum = 0 carry = 0
# a= 1 b = 1 sum = 0 carry = 1
run -all
# End time: 19:07:24 on Nov 19,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
