{
  "module_name": "fsl_asrc.h",
  "hash_id": "76c79751e751884c9bbe20d6f8401b0024ccead126b825db64b201ad202cb8fd",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_asrc.h",
  "human_readable_source": " \n \n\n#ifndef _FSL_ASRC_H\n#define _FSL_ASRC_H\n\n#include  \"fsl_asrc_common.h\"\n\n#define ASRC_DMA_BUFFER_NUM\t\t2\n#define ASRC_INPUTFIFO_THRESHOLD\t32\n#define ASRC_OUTPUTFIFO_THRESHOLD\t32\n#define ASRC_FIFO_THRESHOLD_MIN\t\t0\n#define ASRC_FIFO_THRESHOLD_MAX\t\t63\n#define ASRC_DMA_BUFFER_SIZE\t\t(1024 * 48 * 4)\n#define ASRC_MAX_BUFFER_SIZE\t\t(1024 * 48)\n#define ASRC_OUTPUT_LAST_SAMPLE\t\t8\n\n#define IDEAL_RATIO_RATE\t\t1000000\n\n#define REG_ASRCTR\t\t\t0x00\n#define REG_ASRIER\t\t\t0x04\n#define REG_ASRCNCR\t\t\t0x0C\n#define REG_ASRCFG\t\t\t0x10\n#define REG_ASRCSR\t\t\t0x14\n\n#define REG_ASRCDR1\t\t\t0x18\n#define REG_ASRCDR2\t\t\t0x1C\n#define REG_ASRCDR(i)\t\t\t((i < 2) ? REG_ASRCDR1 : REG_ASRCDR2)\n\n#define REG_ASRSTR\t\t\t0x20\n#define REG_ASRRA\t\t\t0x24\n#define REG_ASRRB\t\t\t0x28\n#define REG_ASRRC\t\t\t0x2C\n#define REG_ASRPM1\t\t\t0x40\n#define REG_ASRPM2\t\t\t0x44\n#define REG_ASRPM3\t\t\t0x48\n#define REG_ASRPM4\t\t\t0x4C\n#define REG_ASRPM5\t\t\t0x50\n#define REG_ASRTFR1\t\t\t0x54\n#define REG_ASRCCR\t\t\t0x5C\n\n#define REG_ASRDIA\t\t\t0x60\n#define REG_ASRDOA\t\t\t0x64\n#define REG_ASRDIB\t\t\t0x68\n#define REG_ASRDOB\t\t\t0x6C\n#define REG_ASRDIC\t\t\t0x70\n#define REG_ASRDOC\t\t\t0x74\n#define REG_ASRDI(i)\t\t\t(REG_ASRDIA + (i << 3))\n#define REG_ASRDO(i)\t\t\t(REG_ASRDOA + (i << 3))\n#define REG_ASRDx(x, i)\t\t\t((x) == IN ? REG_ASRDI(i) : REG_ASRDO(i))\n\n#define REG_ASRIDRHA\t\t\t0x80\n#define REG_ASRIDRLA\t\t\t0x84\n#define REG_ASRIDRHB\t\t\t0x88\n#define REG_ASRIDRLB\t\t\t0x8C\n#define REG_ASRIDRHC\t\t\t0x90\n#define REG_ASRIDRLC\t\t\t0x94\n#define REG_ASRIDRH(i)\t\t\t(REG_ASRIDRHA + (i << 3))\n#define REG_ASRIDRL(i)\t\t\t(REG_ASRIDRLA + (i << 3))\n\n#define REG_ASR76K\t\t\t0x98\n#define REG_ASR56K\t\t\t0x9C\n\n#define REG_ASRMCRA\t\t\t0xA0\n#define REG_ASRFSTA\t\t\t0xA4\n#define REG_ASRMCRB\t\t\t0xA8\n#define REG_ASRFSTB\t\t\t0xAC\n#define REG_ASRMCRC\t\t\t0xB0\n#define REG_ASRFSTC\t\t\t0xB4\n#define REG_ASRMCR(i)\t\t\t(REG_ASRMCRA + (i << 3))\n#define REG_ASRFST(i)\t\t\t(REG_ASRFSTA + (i << 3))\n\n#define REG_ASRMCR1A\t\t\t0xC0\n#define REG_ASRMCR1B\t\t\t0xC4\n#define REG_ASRMCR1C\t\t\t0xC8\n#define REG_ASRMCR1(i)\t\t\t(REG_ASRMCR1A + (i << 2))\n\n\n \n#define ASRCTR_ATSi_SHIFT(i)\t\t(20 + i)\n#define ASRCTR_ATSi_MASK(i)\t\t(1 << ASRCTR_ATSi_SHIFT(i))\n#define ASRCTR_ATS(i)\t\t\t(1 << ASRCTR_ATSi_SHIFT(i))\n#define ASRCTR_USRi_SHIFT(i)\t\t(14 + (i << 1))\n#define ASRCTR_USRi_MASK(i)\t\t(1 << ASRCTR_USRi_SHIFT(i))\n#define ASRCTR_USR(i)\t\t\t(1 << ASRCTR_USRi_SHIFT(i))\n#define ASRCTR_IDRi_SHIFT(i)\t\t(13 + (i << 1))\n#define ASRCTR_IDRi_MASK(i)\t\t(1 << ASRCTR_IDRi_SHIFT(i))\n#define ASRCTR_IDR(i)\t\t\t(1 << ASRCTR_IDRi_SHIFT(i))\n#define ASRCTR_SRST_SHIFT\t\t4\n#define ASRCTR_SRST_MASK\t\t(1 << ASRCTR_SRST_SHIFT)\n#define ASRCTR_SRST\t\t\t(1 << ASRCTR_SRST_SHIFT)\n#define ASRCTR_ASRCEi_SHIFT(i)\t\t(1 + i)\n#define ASRCTR_ASRCEi_MASK(i)\t\t(1 << ASRCTR_ASRCEi_SHIFT(i))\n#define ASRCTR_ASRCE(i)\t\t\t(1 << ASRCTR_ASRCEi_SHIFT(i))\n#define ASRCTR_ASRCEi_ALL_MASK\t\t(0x7 << ASRCTR_ASRCEi_SHIFT(0))\n#define ASRCTR_ASRCEN_SHIFT\t\t0\n#define ASRCTR_ASRCEN_MASK\t\t(1 << ASRCTR_ASRCEN_SHIFT)\n#define ASRCTR_ASRCEN\t\t\t(1 << ASRCTR_ASRCEN_SHIFT)\n\n \n#define ASRIER_AFPWE_SHIFT\t\t7\n#define ASRIER_AFPWE_MASK\t\t(1 << ASRIER_AFPWE_SHIFT)\n#define ASRIER_AFPWE\t\t\t(1 << ASRIER_AFPWE_SHIFT)\n#define ASRIER_AOLIE_SHIFT\t\t6\n#define ASRIER_AOLIE_MASK\t\t(1 << ASRIER_AOLIE_SHIFT)\n#define ASRIER_AOLIE\t\t\t(1 << ASRIER_AOLIE_SHIFT)\n#define ASRIER_ADOEi_SHIFT(i)\t\t(3 + i)\n#define ASRIER_ADOEi_MASK(i)\t\t(1 << ASRIER_ADOEi_SHIFT(i))\n#define ASRIER_ADOE(i)\t\t\t(1 << ASRIER_ADOEi_SHIFT(i))\n#define ASRIER_ADIEi_SHIFT(i)\t\t(0 + i)\n#define ASRIER_ADIEi_MASK(i)\t\t(1 << ASRIER_ADIEi_SHIFT(i))\n#define ASRIER_ADIE(i)\t\t\t(1 << ASRIER_ADIEi_SHIFT(i))\n\n \n#define ASRCNCR_ANCi_SHIFT(i, b)\t(b * i)\n#define ASRCNCR_ANCi_MASK(i, b)\t\t(((1 << b) - 1) << ASRCNCR_ANCi_SHIFT(i, b))\n#define ASRCNCR_ANCi(i, v, b)\t\t((v << ASRCNCR_ANCi_SHIFT(i, b)) & ASRCNCR_ANCi_MASK(i, b))\n\n \n#define ASRCFG_INIRQi_SHIFT(i)\t\t(21 + i)\n#define ASRCFG_INIRQi_MASK(i)\t\t(1 << ASRCFG_INIRQi_SHIFT(i))\n#define ASRCFG_INIRQi\t\t\t(1 << ASRCFG_INIRQi_SHIFT(i))\n#define ASRCFG_NDPRi_SHIFT(i)\t\t(18 + i)\n#define ASRCFG_NDPRi_MASK(i)\t\t(1 << ASRCFG_NDPRi_SHIFT(i))\n#define ASRCFG_NDPRi_ALL_SHIFT\t\t18\n#define ASRCFG_NDPRi_ALL_MASK\t\t(7 << ASRCFG_NDPRi_ALL_SHIFT)\n#define ASRCFG_NDPRi\t\t\t(1 << ASRCFG_NDPRi_SHIFT(i))\n#define ASRCFG_POSTMODi_SHIFT(i)\t(8 + (i << 2))\n#define ASRCFG_POSTMODi_WIDTH\t\t2\n#define ASRCFG_POSTMODi_MASK(i)\t\t(((1 << ASRCFG_POSTMODi_WIDTH) - 1) << ASRCFG_POSTMODi_SHIFT(i))\n#define ASRCFG_POSTMODi_ALL_MASK\t(ASRCFG_POSTMODi_MASK(0) | ASRCFG_POSTMODi_MASK(1) | ASRCFG_POSTMODi_MASK(2))\n#define ASRCFG_POSTMOD(i, v)\t\t((v) << ASRCFG_POSTMODi_SHIFT(i))\n#define ASRCFG_POSTMODi_UP(i)\t\t(0 << ASRCFG_POSTMODi_SHIFT(i))\n#define ASRCFG_POSTMODi_DCON(i)\t\t(1 << ASRCFG_POSTMODi_SHIFT(i))\n#define ASRCFG_POSTMODi_DOWN(i)\t\t(2 << ASRCFG_POSTMODi_SHIFT(i))\n#define ASRCFG_PREMODi_SHIFT(i)\t\t(6 + (i << 2))\n#define ASRCFG_PREMODi_WIDTH\t\t2\n#define ASRCFG_PREMODi_MASK(i)\t\t(((1 << ASRCFG_PREMODi_WIDTH) - 1) << ASRCFG_PREMODi_SHIFT(i))\n#define ASRCFG_PREMODi_ALL_MASK\t\t(ASRCFG_PREMODi_MASK(0) | ASRCFG_PREMODi_MASK(1) | ASRCFG_PREMODi_MASK(2))\n#define ASRCFG_PREMOD(i, v)\t\t((v) << ASRCFG_PREMODi_SHIFT(i))\n#define ASRCFG_PREMODi_UP(i)\t\t(0 << ASRCFG_PREMODi_SHIFT(i))\n#define ASRCFG_PREMODi_DCON(i)\t\t(1 << ASRCFG_PREMODi_SHIFT(i))\n#define ASRCFG_PREMODi_DOWN(i)\t\t(2 << ASRCFG_PREMODi_SHIFT(i))\n#define ASRCFG_PREMODi_BYPASS(i)\t(3 << ASRCFG_PREMODi_SHIFT(i))\n\n \n#define ASRCSR_AxCSi_WIDTH\t\t4\n#define ASRCSR_AxCSi_MASK\t\t((1 << ASRCSR_AxCSi_WIDTH) - 1)\n#define ASRCSR_AOCSi_SHIFT(i)\t\t(12 + (i << 2))\n#define ASRCSR_AOCSi_MASK(i)\t\t(((1 << ASRCSR_AxCSi_WIDTH) - 1) << ASRCSR_AOCSi_SHIFT(i))\n#define ASRCSR_AOCS(i, v)\t\t((v) << ASRCSR_AOCSi_SHIFT(i))\n#define ASRCSR_AICSi_SHIFT(i)\t\t(i << 2)\n#define ASRCSR_AICSi_MASK(i)\t\t(((1 << ASRCSR_AxCSi_WIDTH) - 1) << ASRCSR_AICSi_SHIFT(i))\n#define ASRCSR_AICS(i, v)\t\t((v) << ASRCSR_AICSi_SHIFT(i))\n\n \n#define ASRCDRi_AxCPi_WIDTH\t\t3\n#define ASRCDRi_AICPi_SHIFT(i)\t\t(0 + (i % 2) * 6)\n#define ASRCDRi_AICPi_MASK(i)\t\t(((1 << ASRCDRi_AxCPi_WIDTH) - 1) << ASRCDRi_AICPi_SHIFT(i))\n#define ASRCDRi_AICP(i, v)\t\t((v) << ASRCDRi_AICPi_SHIFT(i))\n#define ASRCDRi_AICDi_SHIFT(i)\t\t(3 + (i % 2) * 6)\n#define ASRCDRi_AICDi_MASK(i)\t\t(((1 << ASRCDRi_AxCPi_WIDTH) - 1) << ASRCDRi_AICDi_SHIFT(i))\n#define ASRCDRi_AICD(i, v)\t\t((v) << ASRCDRi_AICDi_SHIFT(i))\n#define ASRCDRi_AOCPi_SHIFT(i)\t\t((i < 2) ? 12 + i * 6 : 6)\n#define ASRCDRi_AOCPi_MASK(i)\t\t(((1 << ASRCDRi_AxCPi_WIDTH) - 1) << ASRCDRi_AOCPi_SHIFT(i))\n#define ASRCDRi_AOCP(i, v)\t\t((v) << ASRCDRi_AOCPi_SHIFT(i))\n#define ASRCDRi_AOCDi_SHIFT(i)\t\t((i < 2) ? 15 + i * 6 : 9)\n#define ASRCDRi_AOCDi_MASK(i)\t\t(((1 << ASRCDRi_AxCPi_WIDTH) - 1) << ASRCDRi_AOCDi_SHIFT(i))\n#define ASRCDRi_AOCD(i, v)\t\t((v) << ASRCDRi_AOCDi_SHIFT(i))\n\n \n#define ASRSTR_DSLCNT_SHIFT\t\t21\n#define ASRSTR_DSLCNT_MASK\t\t(1 << ASRSTR_DSLCNT_SHIFT)\n#define ASRSTR_DSLCNT\t\t\t(1 << ASRSTR_DSLCNT_SHIFT)\n#define ASRSTR_ATQOL_SHIFT\t\t20\n#define ASRSTR_ATQOL_MASK\t\t(1 << ASRSTR_ATQOL_SHIFT)\n#define ASRSTR_ATQOL\t\t\t(1 << ASRSTR_ATQOL_SHIFT)\n#define ASRSTR_AOOLi_SHIFT(i)\t\t(17 + i)\n#define ASRSTR_AOOLi_MASK(i)\t\t(1 << ASRSTR_AOOLi_SHIFT(i))\n#define ASRSTR_AOOL(i)\t\t\t(1 << ASRSTR_AOOLi_SHIFT(i))\n#define ASRSTR_AIOLi_SHIFT(i)\t\t(14 + i)\n#define ASRSTR_AIOLi_MASK(i)\t\t(1 << ASRSTR_AIOLi_SHIFT(i))\n#define ASRSTR_AIOL(i)\t\t\t(1 << ASRSTR_AIOLi_SHIFT(i))\n#define ASRSTR_AODOi_SHIFT(i)\t\t(11 + i)\n#define ASRSTR_AODOi_MASK(i)\t\t(1 << ASRSTR_AODOi_SHIFT(i))\n#define ASRSTR_AODO(i)\t\t\t(1 << ASRSTR_AODOi_SHIFT(i))\n#define ASRSTR_AIDUi_SHIFT(i)\t\t(8 + i)\n#define ASRSTR_AIDUi_MASK(i)\t\t(1 << ASRSTR_AIDUi_SHIFT(i))\n#define ASRSTR_AIDU(i)\t\t\t(1 << ASRSTR_AIDUi_SHIFT(i))\n#define ASRSTR_FPWT_SHIFT\t\t7\n#define ASRSTR_FPWT_MASK\t\t(1 << ASRSTR_FPWT_SHIFT)\n#define ASRSTR_FPWT\t\t\t(1 << ASRSTR_FPWT_SHIFT)\n#define ASRSTR_AOLE_SHIFT\t\t6\n#define ASRSTR_AOLE_MASK\t\t(1 << ASRSTR_AOLE_SHIFT)\n#define ASRSTR_AOLE\t\t\t(1 << ASRSTR_AOLE_SHIFT)\n#define ASRSTR_AODEi_SHIFT(i)\t\t(3 + i)\n#define ASRSTR_AODFi_MASK(i)\t\t(1 << ASRSTR_AODEi_SHIFT(i))\n#define ASRSTR_AODF(i)\t\t\t(1 << ASRSTR_AODEi_SHIFT(i))\n#define ASRSTR_AIDEi_SHIFT(i)\t\t(0 + i)\n#define ASRSTR_AIDEi_MASK(i)\t\t(1 << ASRSTR_AIDEi_SHIFT(i))\n#define ASRSTR_AIDE(i)\t\t\t(1 << ASRSTR_AIDEi_SHIFT(i))\n\n \n#define ASRTFR1_TF_BASE_WIDTH\t\t7\n#define ASRTFR1_TF_BASE_SHIFT\t\t6\n#define ASRTFR1_TF_BASE_MASK\t\t(((1 << ASRTFR1_TF_BASE_WIDTH) - 1) << ASRTFR1_TF_BASE_SHIFT)\n#define ASRTFR1_TF_BASE(i)\t\t((i) << ASRTFR1_TF_BASE_SHIFT)\n\n \n#define ASRMCRi_ZEROBUFi_SHIFT\t\t23\n#define ASRMCRi_ZEROBUFi_MASK\t\t(1 << ASRMCRi_ZEROBUFi_SHIFT)\n#define ASRMCRi_ZEROBUFi\t\t(1 << ASRMCRi_ZEROBUFi_SHIFT)\n#define ASRMCRi_EXTTHRSHi_SHIFT\t\t22\n#define ASRMCRi_EXTTHRSHi_MASK\t\t(1 << ASRMCRi_EXTTHRSHi_SHIFT)\n#define ASRMCRi_EXTTHRSHi\t\t(1 << ASRMCRi_EXTTHRSHi_SHIFT)\n#define ASRMCRi_BUFSTALLi_SHIFT\t\t21\n#define ASRMCRi_BUFSTALLi_MASK\t\t(1 << ASRMCRi_BUFSTALLi_SHIFT)\n#define ASRMCRi_BUFSTALLi\t\t(1 << ASRMCRi_BUFSTALLi_SHIFT)\n#define ASRMCRi_BYPASSPOLYi_SHIFT\t20\n#define ASRMCRi_BYPASSPOLYi_MASK\t(1 << ASRMCRi_BYPASSPOLYi_SHIFT)\n#define ASRMCRi_BYPASSPOLYi\t\t(1 << ASRMCRi_BYPASSPOLYi_SHIFT)\n#define ASRMCRi_OUTFIFO_THRESHOLD_WIDTH\t6\n#define ASRMCRi_OUTFIFO_THRESHOLD_SHIFT\t12\n#define ASRMCRi_OUTFIFO_THRESHOLD_MASK\t(((1 << ASRMCRi_OUTFIFO_THRESHOLD_WIDTH) - 1) << ASRMCRi_OUTFIFO_THRESHOLD_SHIFT)\n#define ASRMCRi_OUTFIFO_THRESHOLD(v)\t(((v) << ASRMCRi_OUTFIFO_THRESHOLD_SHIFT) & ASRMCRi_OUTFIFO_THRESHOLD_MASK)\n#define ASRMCRi_RSYNIFi_SHIFT\t\t11\n#define ASRMCRi_RSYNIFi_MASK\t\t(1 << ASRMCRi_RSYNIFi_SHIFT)\n#define ASRMCRi_RSYNIFi\t\t\t(1 << ASRMCRi_RSYNIFi_SHIFT)\n#define ASRMCRi_RSYNOFi_SHIFT\t\t10\n#define ASRMCRi_RSYNOFi_MASK\t\t(1 << ASRMCRi_RSYNOFi_SHIFT)\n#define ASRMCRi_RSYNOFi\t\t\t(1 << ASRMCRi_RSYNOFi_SHIFT)\n#define ASRMCRi_INFIFO_THRESHOLD_WIDTH\t6\n#define ASRMCRi_INFIFO_THRESHOLD_SHIFT\t0\n#define ASRMCRi_INFIFO_THRESHOLD_MASK\t(((1 << ASRMCRi_INFIFO_THRESHOLD_WIDTH) - 1) << ASRMCRi_INFIFO_THRESHOLD_SHIFT)\n#define ASRMCRi_INFIFO_THRESHOLD(v)\t(((v) << ASRMCRi_INFIFO_THRESHOLD_SHIFT) & ASRMCRi_INFIFO_THRESHOLD_MASK)\n\n \n#define ASRFSTi_OAFi_SHIFT\t\t23\n#define ASRFSTi_OAFi_MASK\t\t(1 << ASRFSTi_OAFi_SHIFT)\n#define ASRFSTi_OAFi\t\t\t(1 << ASRFSTi_OAFi_SHIFT)\n#define ASRFSTi_OUTPUT_FIFO_WIDTH\t7\n#define ASRFSTi_OUTPUT_FIFO_SHIFT\t12\n#define ASRFSTi_OUTPUT_FIFO_MASK\t(((1 << ASRFSTi_OUTPUT_FIFO_WIDTH) - 1) << ASRFSTi_OUTPUT_FIFO_SHIFT)\n#define ASRFSTi_IAEi_SHIFT\t\t11\n#define ASRFSTi_IAEi_MASK\t\t(1 << ASRFSTi_IAEi_SHIFT)\n#define ASRFSTi_IAEi\t\t\t(1 << ASRFSTi_IAEi_SHIFT)\n#define ASRFSTi_INPUT_FIFO_WIDTH\t7\n#define ASRFSTi_INPUT_FIFO_SHIFT\t0\n#define ASRFSTi_INPUT_FIFO_MASK\t\t((1 << ASRFSTi_INPUT_FIFO_WIDTH) - 1)\n\n \n#define ASRMCR1i_IWD_WIDTH\t\t3\n#define ASRMCR1i_IWD_SHIFT\t\t9\n#define ASRMCR1i_IWD_MASK\t\t(((1 << ASRMCR1i_IWD_WIDTH) - 1) << ASRMCR1i_IWD_SHIFT)\n#define ASRMCR1i_IWD(v)\t\t\t((v) << ASRMCR1i_IWD_SHIFT)\n#define ASRMCR1i_IMSB_SHIFT\t\t8\n#define ASRMCR1i_IMSB_MASK\t\t(1 << ASRMCR1i_IMSB_SHIFT)\n#define ASRMCR1i_IMSB_MSB\t\t(1 << ASRMCR1i_IMSB_SHIFT)\n#define ASRMCR1i_IMSB_LSB\t\t(0 << ASRMCR1i_IMSB_SHIFT)\n#define ASRMCR1i_OMSB_SHIFT\t\t2\n#define ASRMCR1i_OMSB_MASK\t\t(1 << ASRMCR1i_OMSB_SHIFT)\n#define ASRMCR1i_OMSB_MSB\t\t(1 << ASRMCR1i_OMSB_SHIFT)\n#define ASRMCR1i_OMSB_LSB\t\t(0 << ASRMCR1i_OMSB_SHIFT)\n#define ASRMCR1i_OSGN_SHIFT\t\t1\n#define ASRMCR1i_OSGN_MASK\t\t(1 << ASRMCR1i_OSGN_SHIFT)\n#define ASRMCR1i_OSGN\t\t\t(1 << ASRMCR1i_OSGN_SHIFT)\n#define ASRMCR1i_OW16_SHIFT\t\t0\n#define ASRMCR1i_OW16_MASK\t\t(1 << ASRMCR1i_OW16_SHIFT)\n#define ASRMCR1i_OW16(v)\t\t((v) << ASRMCR1i_OW16_SHIFT)\n\n#define ASRC_PAIR_MAX_NUM\t(ASRC_PAIR_C + 1)\n\nenum asrc_inclk {\n\tINCLK_NONE = 0x03,\n\tINCLK_ESAI_RX = 0x00,\n\tINCLK_SSI1_RX = 0x01,\n\tINCLK_SSI2_RX = 0x02,\n\tINCLK_SSI3_RX = 0x07,\n\tINCLK_SPDIF_RX = 0x04,\n\tINCLK_MLB_CLK = 0x05,\n\tINCLK_PAD = 0x06,\n\tINCLK_ESAI_TX = 0x08,\n\tINCLK_SSI1_TX = 0x09,\n\tINCLK_SSI2_TX = 0x0a,\n\tINCLK_SSI3_TX = 0x0b,\n\tINCLK_SPDIF_TX = 0x0c,\n\tINCLK_ASRCK1_CLK = 0x0f,\n\n\t \n\tINCLK_AUD_PLL_DIV_CLK0 = 0x10,\n\tINCLK_AUD_PLL_DIV_CLK1 = 0x11,\n\tINCLK_AUD_CLK0         = 0x12,\n\tINCLK_AUD_CLK1         = 0x13,\n\tINCLK_ESAI0_RX_CLK     = 0x14,\n\tINCLK_ESAI0_TX_CLK     = 0x15,\n\tINCLK_SPDIF0_RX        = 0x16,\n\tINCLK_SPDIF1_RX        = 0x17,\n\tINCLK_SAI0_RX_BCLK     = 0x18,\n\tINCLK_SAI0_TX_BCLK     = 0x19,\n\tINCLK_SAI1_RX_BCLK     = 0x1a,\n\tINCLK_SAI1_TX_BCLK     = 0x1b,\n\tINCLK_SAI2_RX_BCLK     = 0x1c,\n\tINCLK_SAI3_RX_BCLK     = 0x1d,\n\tINCLK_ASRC0_MUX_CLK    = 0x1e,\n\n\tINCLK_ESAI1_RX_CLK     = 0x20,\n\tINCLK_ESAI1_TX_CLK     = 0x21,\n\tINCLK_SAI6_TX_BCLK     = 0x22,\n\tINCLK_HDMI_RX_SAI0_RX_BCLK     = 0x24,\n\tINCLK_HDMI_TX_SAI0_TX_BCLK     = 0x25,\n};\n\nenum asrc_outclk {\n\tOUTCLK_NONE = 0x03,\n\tOUTCLK_ESAI_TX = 0x00,\n\tOUTCLK_SSI1_TX = 0x01,\n\tOUTCLK_SSI2_TX = 0x02,\n\tOUTCLK_SSI3_TX = 0x07,\n\tOUTCLK_SPDIF_TX = 0x04,\n\tOUTCLK_MLB_CLK = 0x05,\n\tOUTCLK_PAD = 0x06,\n\tOUTCLK_ESAI_RX = 0x08,\n\tOUTCLK_SSI1_RX = 0x09,\n\tOUTCLK_SSI2_RX = 0x0a,\n\tOUTCLK_SSI3_RX = 0x0b,\n\tOUTCLK_SPDIF_RX = 0x0c,\n\tOUTCLK_ASRCK1_CLK = 0x0f,\n\n\t \n\tOUTCLK_AUD_PLL_DIV_CLK0 = 0x10,\n\tOUTCLK_AUD_PLL_DIV_CLK1 = 0x11,\n\tOUTCLK_AUD_CLK0         = 0x12,\n\tOUTCLK_AUD_CLK1         = 0x13,\n\tOUTCLK_ESAI0_RX_CLK     = 0x14,\n\tOUTCLK_ESAI0_TX_CLK     = 0x15,\n\tOUTCLK_SPDIF0_RX        = 0x16,\n\tOUTCLK_SPDIF1_RX        = 0x17,\n\tOUTCLK_SAI0_RX_BCLK     = 0x18,\n\tOUTCLK_SAI0_TX_BCLK     = 0x19,\n\tOUTCLK_SAI1_RX_BCLK     = 0x1a,\n\tOUTCLK_SAI1_TX_BCLK     = 0x1b,\n\tOUTCLK_SAI2_RX_BCLK     = 0x1c,\n\tOUTCLK_SAI3_RX_BCLK     = 0x1d,\n\tOUTCLK_ASRCO_MUX_CLK    = 0x1e,\n\n\tOUTCLK_ESAI1_RX_CLK     = 0x20,\n\tOUTCLK_ESAI1_TX_CLK     = 0x21,\n\tOUTCLK_SAI6_TX_BCLK     = 0x22,\n\tOUTCLK_HDMI_RX_SAI0_RX_BCLK     = 0x24,\n\tOUTCLK_HDMI_TX_SAI0_TX_BCLK     = 0x25,\n};\n\n#define ASRC_CLK_MAX_NUM\t16\n#define ASRC_CLK_MAP_LEN\t0x30\n\nenum asrc_word_width {\n\tASRC_WIDTH_24_BIT = 0,\n\tASRC_WIDTH_16_BIT = 1,\n\tASRC_WIDTH_8_BIT = 2,\n};\n\nstruct asrc_config {\n\tenum asrc_pair_index pair;\n\tunsigned int channel_num;\n\tunsigned int buffer_num;\n\tunsigned int dma_buffer_size;\n\tunsigned int input_sample_rate;\n\tunsigned int output_sample_rate;\n\tsnd_pcm_format_t input_format;\n\tsnd_pcm_format_t output_format;\n\tenum asrc_inclk inclk;\n\tenum asrc_outclk outclk;\n};\n\nstruct asrc_req {\n\tunsigned int chn_num;\n\tenum asrc_pair_index index;\n};\n\nstruct asrc_querybuf {\n\tunsigned int buffer_index;\n\tunsigned int input_length;\n\tunsigned int output_length;\n\tunsigned long input_offset;\n\tunsigned long output_offset;\n};\n\nstruct asrc_convert_buffer {\n\tvoid *input_buffer_vaddr;\n\tvoid *output_buffer_vaddr;\n\tunsigned int input_buffer_length;\n\tunsigned int output_buffer_length;\n};\n\nstruct asrc_status_flags {\n\tenum asrc_pair_index index;\n\tunsigned int overload_error;\n};\n\nenum asrc_error_status {\n\tASRC_TASK_Q_OVERLOAD\t\t= 0x01,\n\tASRC_OUTPUT_TASK_OVERLOAD\t= 0x02,\n\tASRC_INPUT_TASK_OVERLOAD\t= 0x04,\n\tASRC_OUTPUT_BUFFER_OVERFLOW\t= 0x08,\n\tASRC_INPUT_BUFFER_UNDERRUN\t= 0x10,\n};\n\nstruct dma_block {\n\tdma_addr_t dma_paddr;\n\tvoid *dma_vaddr;\n\tunsigned int length;\n};\n\n \nstruct fsl_asrc_soc_data {\n\tbool use_edma;\n\tunsigned int channel_bits;\n};\n\n \nstruct fsl_asrc_pair_priv {\n\tstruct asrc_config *config;\n};\n\n \nstruct fsl_asrc_priv {\n\tstruct clk *asrck_clk[ASRC_CLK_MAX_NUM];\n\tconst struct fsl_asrc_soc_data *soc;\n\tunsigned char *clk_map[2];\n\n\tu32 regcache_cfg;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}