$date
	Tue Apr 16 23:19:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 4 ! value [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#100
b0 !
b0 $
1"
#200
0"
#300
1"
#400
0"
#500
0#
1"
#600
0"
#700
b1 !
b1 $
1"
#800
0"
#900
b10 !
b10 $
1"
#1000
0"
#1100
b11 !
b11 $
1"
#1200
0"
#1300
b100 !
b100 $
1"
#1400
0"
#1500
b101 !
b101 $
1"
#1600
0"
#1700
b110 !
b110 $
1"
#1800
0"
#1900
b111 !
b111 $
1"
#2000
0"
#2100
b1000 !
b1000 $
1"
#2200
0"
#2300
b1001 !
b1001 $
1"
#2400
0"
#2500
b1010 !
b1010 $
1"
#2600
0"
#2700
b1011 !
b1011 $
1"
#2800
0"
#2900
b1100 !
b1100 $
1"
#3000
0"
#3100
b1101 !
b1101 $
1"
#3200
0"
#3300
b1110 !
b1110 $
1"
#3400
0"
#3500
b1111 !
b1111 $
1"
#3600
0"
#3700
b0 !
b0 $
1"
#3800
0"
#3900
b1 !
b1 $
1"
#4000
0"
#4100
b10 !
b10 $
1"
#4200
0"
#4300
b11 !
b11 $
1"
#4400
0"
#4500
b100 !
b100 $
1"
#4600
0"
#4700
b101 !
b101 $
1"
#4800
0"
#4900
b110 !
b110 $
1"
#5000
0"
#5100
b111 !
b111 $
1"
#5200
0"
#5300
b1000 !
b1000 $
1"
#5400
0"
#5500
b1001 !
b1001 $
1"
#5600
0"
#5700
b1010 !
b1010 $
1"
#5800
0"
#5900
b1011 !
b1011 $
1"
#6000
0"
#6100
b1100 !
b1100 $
1"
#6200
0"
#6300
b1101 !
b1101 $
1"
#6400
0"
#6500
b1110 !
b1110 $
1"
#6600
0"
#6700
b1111 !
b1111 $
1"
#6800
0"
#6900
b0 !
b0 $
1"
#7000
0"
#7100
b1 !
b1 $
1"
#7200
0"
#7300
b10 !
b10 $
1"
#7400
0"
#7500
b11 !
b11 $
1"
#7600
0"
#7700
b100 !
b100 $
1"
#7800
0"
#7900
b101 !
b101 $
1"
#8000
0"
#8100
b110 !
b110 $
1"
#8200
0"
#8300
b111 !
b111 $
1"
#8400
0"
#8500
b1000 !
b1000 $
1"
#8600
0"
#8700
b1001 !
b1001 $
1"
#8800
0"
#8900
b1010 !
b1010 $
1"
#9000
0"
#9100
b1011 !
b1011 $
1"
#9200
0"
#9300
b1100 !
b1100 $
1"
#9400
0"
#9500
b1101 !
b1101 $
1"
#9600
0"
#9700
b1110 !
b1110 $
1"
#9800
0"
#9900
b1111 !
b1111 $
1"
