

================================================================
== Vitis HLS Report for 'initializeArrays'
================================================================
* Date:           Sat Aug  3 00:46:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.129 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2638|     2638|  7.914 us|  7.914 us|  2638|  2638|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initArraysSPloop1_initArraysSPloop2_initArraysSPloop3  |     2561|     2561|         3|          1|          1|  2560|       yes|
        |- initArraysPPloop1_initArraysPPloop3_initArraysPPloop4  |       73|       73|         3|          1|          1|    72|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      404|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      225|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      118|      629|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln597_1_fu_256_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln597_fu_268_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln601_1_fu_348_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln601_fu_314_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln607_fu_342_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln612_1_fu_381_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln612_2_fu_398_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln612_fu_372_p2       |         +|   0|  0|  19|           8|           8|
    |add_ln618_1_fu_408_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln618_fu_440_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln622_1_fu_426_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln622_fu_515_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln628_1_fu_608_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln628_fu_569_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln634_fu_602_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln639_1_fu_630_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln639_2_fu_647_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln639_fu_546_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln639_fu_476_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln597_fu_308_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln618_1_fu_509_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln618_fu_497_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln622_fu_563_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln597_fu_262_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln601_fu_274_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln607_fu_302_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln618_fu_414_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln622_fu_420_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln628_fu_503_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln634_fu_491_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln601_fu_320_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln622_1_fu_558_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln622_fu_521_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln628_1_fu_581_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln628_fu_575_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln597_1_fu_288_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln597_fu_280_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln601_1_fu_334_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln601_2_fu_354_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln601_fu_326_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln618_1_fu_453_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln618_fu_446_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln622_1_fu_534_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln622_2_fu_432_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln622_fu_526_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln628_1_fu_594_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln628_2_fu_614_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln628_fu_586_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln597_fu_296_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln618_fu_486_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln622_fu_552_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 404|         187|         152|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_1_reg_201                   |   9|          2|    2|          4|
    |a_reg_135                     |   9|          2|    6|         12|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |  14|          3|    1|          3|
    |ap_phi_mux_a_1_phi_fu_205_p4  |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_139_p4    |   9|          2|    6|         12|
    |ap_phi_mux_b_3_phi_fu_216_p4  |   9|          2|    2|          4|
    |ap_phi_mux_b_phi_fu_161_p4    |   9|          2|    3|          6|
    |ap_phi_mux_c_3_phi_fu_238_p4  |   9|          2|    3|          6|
    |b_3_reg_212                   |   9|          2|    2|          4|
    |b_reg_157                     |   9|          2|    3|          6|
    |c_3_reg_234                   |   9|          2|    3|          6|
    |c_reg_168                     |   9|          2|    5|         10|
    |d_reg_245                     |   9|          2|    2|          4|
    |indvar_flatten13_reg_124      |   9|          2|   12|         24|
    |indvar_flatten21_reg_223      |   9|          2|    5|         10|
    |indvar_flatten35_reg_190      |   9|          2|    6|         12|
    |indvar_flatten59_reg_179      |   9|          2|    7|         14|
    |indvar_flatten_reg_146        |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 225|         49|   82|        169|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_1_reg_201                       |   2|   0|    2|          0|
    |a_reg_135                         |   6|   0|    6|          0|
    |add_ln612_2_reg_695               |  12|   0|   12|          0|
    |add_ln639_reg_734                 |   6|   0|    6|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |b_3_reg_212                       |   2|   0|    2|          0|
    |b_reg_157                         |   3|   0|    3|          0|
    |c_3_reg_234                       |   3|   0|    3|          0|
    |c_reg_168                         |   5|   0|    5|          0|
    |d_reg_245                         |   2|   0|    2|          0|
    |icmp_ln597_reg_663                |   1|   0|    1|          0|
    |icmp_ln597_reg_663_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln618_reg_705                |   1|   0|    1|          0|
    |icmp_ln618_reg_705_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln622_reg_709                |   1|   0|    1|          0|
    |indvar_flatten13_reg_124          |  12|   0|   12|          0|
    |indvar_flatten21_reg_223          |   5|   0|    5|          0|
    |indvar_flatten35_reg_190          |   6|   0|    6|          0|
    |indvar_flatten59_reg_179          |   7|   0|    7|          0|
    |indvar_flatten_reg_146            |   8|   0|    8|          0|
    |select_ln597_1_reg_667            |   6|   0|    6|          0|
    |select_ln601_1_reg_679            |   3|   0|    3|          0|
    |select_ln601_reg_674              |   5|   0|    5|          0|
    |select_ln618_1_reg_724            |   2|   0|    2|          0|
    |select_ln622_1_reg_729            |   2|   0|    2|          0|
    |select_ln628_1_reg_744            |   3|   0|    3|          0|
    |select_ln628_reg_739              |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|     initializeArrays|  return value|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|    7|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 6 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln597 = br void" [patchMaker.cpp:597]   --->   Operation 10 'br' 'br_ln597' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i12 0, void, i12 %add_ln597_1, void %.split12" [patchMaker.cpp:597]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%a = phi i6 0, void, i6 %select_ln597_1, void %.split12" [patchMaker.cpp:597]   --->   Operation 12 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln601_2, void %.split12" [patchMaker.cpp:601]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln601_1, void %.split12" [patchMaker.cpp:601]   --->   Operation 14 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %add_ln607, void %.split12" [patchMaker.cpp:607]   --->   Operation 15 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.74ns)   --->   "%add_ln597_1 = add i12 %indvar_flatten13, i12 1" [patchMaker.cpp:597]   --->   Operation 16 'add' 'add_ln597_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.62ns)   --->   "%icmp_ln597 = icmp_eq  i12 %indvar_flatten13, i12 2560" [patchMaker.cpp:597]   --->   Operation 18 'icmp' 'icmp_ln597' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln597 = br i1 %icmp_ln597, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:597]   --->   Operation 19 'br' 'br_ln597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln597 = add i6 %a, i6 1" [patchMaker.cpp:597]   --->   Operation 20 'add' 'add_ln597' <Predicate = (!icmp_ln597)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln601 = icmp_eq  i8 %indvar_flatten, i8 80" [patchMaker.cpp:601]   --->   Operation 21 'icmp' 'icmp_ln601' <Predicate = (!icmp_ln597)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln597 = select i1 %icmp_ln601, i3 0, i3 %b" [patchMaker.cpp:597]   --->   Operation 22 'select' 'select_ln597' <Predicate = (!icmp_ln597)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln597_1 = select i1 %icmp_ln601, i6 %add_ln597, i6 %a" [patchMaker.cpp:597]   --->   Operation 23 'select' 'select_ln597_1' <Predicate = (!icmp_ln597)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln597)   --->   "%xor_ln597 = xor i1 %icmp_ln601, i1 1" [patchMaker.cpp:597]   --->   Operation 24 'xor' 'xor_ln597' <Predicate = (!icmp_ln597)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln607 = icmp_eq  i5 %c, i5 16" [patchMaker.cpp:607]   --->   Operation 25 'icmp' 'icmp_ln607' <Predicate = (!icmp_ln597)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln597 = and i1 %icmp_ln607, i1 %xor_ln597" [patchMaker.cpp:597]   --->   Operation 26 'and' 'and_ln597' <Predicate = (!icmp_ln597)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.57ns)   --->   "%add_ln601 = add i3 %select_ln597, i3 1" [patchMaker.cpp:601]   --->   Operation 27 'add' 'add_ln601' <Predicate = (!icmp_ln597)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln601)   --->   "%or_ln601 = or i1 %and_ln597, i1 %icmp_ln601" [patchMaker.cpp:601]   --->   Operation 28 'or' 'or_ln601' <Predicate = (!icmp_ln597)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln601 = select i1 %or_ln601, i5 0, i5 %c" [patchMaker.cpp:601]   --->   Operation 29 'select' 'select_ln601' <Predicate = (!icmp_ln597)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln601_1 = select i1 %and_ln597, i3 %add_ln601, i3 %select_ln597" [patchMaker.cpp:601]   --->   Operation 30 'select' 'select_ln601_1' <Predicate = (!icmp_ln597)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln607 = add i5 %select_ln601, i5 1" [patchMaker.cpp:607]   --->   Operation 31 'add' 'add_ln607' <Predicate = (!icmp_ln597)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln601_1 = add i8 %indvar_flatten, i8 1" [patchMaker.cpp:601]   --->   Operation 32 'add' 'add_ln601_1' <Predicate = (!icmp_ln597)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln601_2 = select i1 %icmp_ln601, i8 1, i8 %add_ln601_1" [patchMaker.cpp:601]   --->   Operation 33 'select' 'select_ln601_2' <Predicate = (!icmp_ln597)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i6 %select_ln597_1" [patchMaker.cpp:612]   --->   Operation 34 'zext' 'zext_ln612' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln597_1, i2 0" [patchMaker.cpp:612]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln612 = add i8 %tmp, i8 %zext_ln612" [patchMaker.cpp:612]   --->   Operation 36 'add' 'add_ln612' <Predicate = (!icmp_ln597)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln612_1 = zext i3 %select_ln601_1" [patchMaker.cpp:612]   --->   Operation 37 'zext' 'zext_ln612_1' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln612_1 = add i8 %add_ln612, i8 %zext_ln612_1" [patchMaker.cpp:612]   --->   Operation 38 'add' 'add_ln612_1' <Predicate = (!icmp_ln597)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_25_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln612_1, i4 0" [patchMaker.cpp:612]   --->   Operation 39 'bitconcatenate' 'tmp_25_cast' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln612_2 = zext i5 %select_ln601" [patchMaker.cpp:612]   --->   Operation 40 'zext' 'zext_ln612_2' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.74ns)   --->   "%add_ln612_2 = add i12 %tmp_25_cast, i12 %zext_ln612_2" [patchMaker.cpp:612]   --->   Operation 41 'add' 'add_ln612_2' <Predicate = (!icmp_ln597)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysSPloop2_initArraysSPloop3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln612_3 = zext i12 %add_ln612_2" [patchMaker.cpp:612]   --->   Operation 47 'zext' 'zext_ln612_3' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln612_3" [patchMaker.cpp:612]   --->   Operation 48 'getelementptr' 'patches_superpoints_addr' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln607 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [patchMaker.cpp:607]   --->   Operation 49 'specloopname' 'specloopname_ln607' <Predicate = (!icmp_ln597)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.64ns)   --->   "%store_ln612 = store i64 0, i12 %patches_superpoints_addr" [patchMaker.cpp:612]   --->   Operation 50 'store' 'store_ln612' <Predicate = (!icmp_ln597)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln597)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln618 = br void %.preheader.preheader" [patchMaker.cpp:618]   --->   Operation 52 'br' 'br_ln618' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 0.99>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i7 %add_ln618_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:618]   --->   Operation 53 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i6 %select_ln622_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:622]   --->   Operation 54 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln618_1 = add i7 %indvar_flatten59, i7 1" [patchMaker.cpp:618]   --->   Operation 55 'add' 'add_ln618_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.59ns)   --->   "%icmp_ln618 = icmp_eq  i7 %indvar_flatten59, i7 72" [patchMaker.cpp:618]   --->   Operation 56 'icmp' 'icmp_ln618' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln618 = br i1 %icmp_ln618, void %.preheader, void" [patchMaker.cpp:618]   --->   Operation 57 'br' 'br_ln618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln622 = icmp_eq  i6 %indvar_flatten35, i6 24" [patchMaker.cpp:622]   --->   Operation 58 'icmp' 'icmp_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln622_1 = add i6 %indvar_flatten35, i6 1" [patchMaker.cpp:622]   --->   Operation 59 'add' 'add_ln622_1' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.29ns)   --->   "%select_ln622_2 = select i1 %icmp_ln622, i6 1, i6 %add_ln622_1" [patchMaker.cpp:622]   --->   Operation 60 'select' 'select_ln622_2' <Predicate = (!icmp_ln618)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.12>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%a_1 = phi i2 %select_ln618_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:618]   --->   Operation 61 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%b_3 = phi i2 %select_ln622_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:622]   --->   Operation 62 'phi' 'b_3' <Predicate = (!icmp_ln622)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i5 %select_ln628_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:628]   --->   Operation 63 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%c_3 = phi i3 %select_ln628_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:628]   --->   Operation 64 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln634, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:634]   --->   Operation 65 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.43ns)   --->   "%add_ln618 = add i2 %a_1, i2 1" [patchMaker.cpp:618]   --->   Operation 67 'add' 'add_ln618' <Predicate = (!icmp_ln618 & icmp_ln622)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln618 = select i1 %icmp_ln622, i2 0, i2 %b_3" [patchMaker.cpp:618]   --->   Operation 68 'select' 'select_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.27ns)   --->   "%select_ln618_1 = select i1 %icmp_ln622, i2 %add_ln618, i2 %a_1" [patchMaker.cpp:618]   --->   Operation 69 'select' 'select_ln618_1' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i2 %select_ln618_1" [patchMaker.cpp:639]   --->   Operation 70 'zext' 'zext_ln639' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln618_1, i2 0" [patchMaker.cpp:639]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln639_1 = zext i4 %tmp_s" [patchMaker.cpp:639]   --->   Operation 72 'zext' 'zext_ln639_1' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.70ns)   --->   "%sub_ln639 = sub i5 %zext_ln639_1, i5 %zext_ln639" [patchMaker.cpp:639]   --->   Operation 73 'sub' 'sub_ln639' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln622 = sext i5 %sub_ln639" [patchMaker.cpp:622]   --->   Operation 74 'sext' 'sext_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.12ns)   --->   "%xor_ln618 = xor i1 %icmp_ln622, i1 1" [patchMaker.cpp:618]   --->   Operation 75 'xor' 'xor_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.34ns)   --->   "%icmp_ln634 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:634]   --->   Operation 76 'icmp' 'icmp_ln634' <Predicate = (!icmp_ln618)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln622)   --->   "%and_ln618 = and i1 %icmp_ln634, i1 %xor_ln618" [patchMaker.cpp:618]   --->   Operation 77 'and' 'and_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.63ns)   --->   "%icmp_ln628 = icmp_eq  i5 %indvar_flatten21, i5 8" [patchMaker.cpp:628]   --->   Operation 78 'icmp' 'icmp_ln628' <Predicate = (!icmp_ln618)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.12ns)   --->   "%and_ln618_1 = and i1 %icmp_ln628, i1 %xor_ln618" [patchMaker.cpp:618]   --->   Operation 79 'and' 'and_ln618_1' <Predicate = (!icmp_ln618)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.43ns)   --->   "%add_ln622 = add i2 %select_ln618, i2 1" [patchMaker.cpp:622]   --->   Operation 80 'add' 'add_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.12ns)   --->   "%or_ln622 = or i1 %and_ln618_1, i1 %icmp_ln622" [patchMaker.cpp:622]   --->   Operation 81 'or' 'or_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln622 = select i1 %or_ln622, i3 0, i3 %c_3" [patchMaker.cpp:622]   --->   Operation 82 'select' 'select_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln622_1 = select i1 %and_ln618_1, i2 %add_ln622, i2 %select_ln618" [patchMaker.cpp:622]   --->   Operation 83 'select' 'select_ln622_1' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln639_2 = zext i2 %select_ln622_1" [patchMaker.cpp:639]   --->   Operation 84 'zext' 'zext_ln639_2' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln639 = add i6 %sext_ln622, i6 %zext_ln639_2" [patchMaker.cpp:639]   --->   Operation 85 'add' 'add_ln639' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln622)   --->   "%xor_ln622 = xor i1 %icmp_ln628, i1 1" [patchMaker.cpp:622]   --->   Operation 86 'xor' 'xor_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln622)   --->   "%or_ln622_1 = or i1 %icmp_ln622, i1 %xor_ln622" [patchMaker.cpp:622]   --->   Operation 87 'or' 'or_ln622_1' <Predicate = (!icmp_ln618)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln622 = and i1 %and_ln618, i1 %or_ln622_1" [patchMaker.cpp:622]   --->   Operation 88 'and' 'and_ln622' <Predicate = (!icmp_ln618)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln628 = add i3 %select_ln622, i3 1" [patchMaker.cpp:628]   --->   Operation 89 'add' 'add_ln628' <Predicate = (!icmp_ln618)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln628)   --->   "%or_ln628 = or i1 %and_ln622, i1 %and_ln618_1" [patchMaker.cpp:628]   --->   Operation 90 'or' 'or_ln628' <Predicate = (!icmp_ln618)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln628)   --->   "%or_ln628_1 = or i1 %or_ln628, i1 %icmp_ln622" [patchMaker.cpp:628]   --->   Operation 91 'or' 'or_ln628_1' <Predicate = (!icmp_ln618)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln628 = select i1 %or_ln628_1, i2 0, i2 %d" [patchMaker.cpp:628]   --->   Operation 92 'select' 'select_ln628' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln628_1 = select i1 %and_ln622, i3 %add_ln628, i3 %select_ln622" [patchMaker.cpp:628]   --->   Operation 93 'select' 'select_ln628_1' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.43ns)   --->   "%add_ln634 = add i2 %select_ln628, i2 1" [patchMaker.cpp:634]   --->   Operation 94 'add' 'add_ln634' <Predicate = (!icmp_ln618)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln628_1 = add i5 %indvar_flatten21, i5 1" [patchMaker.cpp:628]   --->   Operation 95 'add' 'add_ln628_1' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln628_2 = select i1 %or_ln622, i5 1, i5 %add_ln628_1" [patchMaker.cpp:628]   --->   Operation 96 'select' 'select_ln628_2' <Predicate = (!icmp_ln618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.01>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 98 'speclooptripcount' 'empty_84' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln639_1)   --->   "%shl_ln639 = shl i6 %add_ln639, i6 2" [patchMaker.cpp:639]   --->   Operation 101 'shl' 'shl_ln639' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initArraysPPloop3_initArraysPPloop4_str"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln639_1)   --->   "%zext_ln639_3 = zext i3 %select_ln628_1" [patchMaker.cpp:639]   --->   Operation 104 'zext' 'zext_ln639_3' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln639_1 = add i6 %shl_ln639, i6 %zext_ln639_3" [patchMaker.cpp:639]   --->   Operation 105 'add' 'add_ln639_1' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_30_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln639_1, i1 0" [patchMaker.cpp:639]   --->   Operation 106 'bitconcatenate' 'tmp_30_cast' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln639_4 = zext i2 %select_ln628" [patchMaker.cpp:639]   --->   Operation 108 'zext' 'zext_ln639_4' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln639_2 = add i7 %tmp_30_cast, i7 %zext_ln639_4" [patchMaker.cpp:639]   --->   Operation 109 'add' 'add_ln639_2' <Predicate = (!icmp_ln618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln639_5 = zext i7 %add_ln639_2" [patchMaker.cpp:639]   --->   Operation 110 'zext' 'zext_ln639_5' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln639_5" [patchMaker.cpp:639]   --->   Operation 111 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln634 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [patchMaker.cpp:634]   --->   Operation 112 'specloopname' 'specloopname_ln634' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.60ns)   --->   "%store_ln639 = store i32 0, i7 %patches_parameters_addr" [patchMaker.cpp:639]   --->   Operation 113 'store' 'store_ln639' <Predicate = (!icmp_ln618)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln618)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln644 = ret" [patchMaker.cpp:644]   --->   Operation 115 'ret' 'ret_ln644' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln597                 (br               ) [ 0111100000]
indvar_flatten13         (phi              ) [ 0010000000]
a                        (phi              ) [ 0010000000]
indvar_flatten           (phi              ) [ 0010000000]
b                        (phi              ) [ 0010000000]
c                        (phi              ) [ 0010000000]
add_ln597_1              (add              ) [ 0111100000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
icmp_ln597               (icmp             ) [ 0011100000]
br_ln597                 (br               ) [ 0000000000]
add_ln597                (add              ) [ 0000000000]
icmp_ln601               (icmp             ) [ 0000000000]
select_ln597             (select           ) [ 0000000000]
select_ln597_1           (select           ) [ 0111100000]
xor_ln597                (xor              ) [ 0000000000]
icmp_ln607               (icmp             ) [ 0000000000]
and_ln597                (and              ) [ 0000000000]
add_ln601                (add              ) [ 0000000000]
or_ln601                 (or               ) [ 0000000000]
select_ln601             (select           ) [ 0011000000]
select_ln601_1           (select           ) [ 0111100000]
add_ln607                (add              ) [ 0111100000]
add_ln601_1              (add              ) [ 0000000000]
select_ln601_2           (select           ) [ 0111100000]
zext_ln612               (zext             ) [ 0000000000]
tmp                      (bitconcatenate   ) [ 0000000000]
add_ln612                (add              ) [ 0000000000]
zext_ln612_1             (zext             ) [ 0000000000]
add_ln612_1              (add              ) [ 0000000000]
tmp_25_cast              (bitconcatenate   ) [ 0000000000]
zext_ln612_2             (zext             ) [ 0000000000]
add_ln612_2              (add              ) [ 0010100000]
specloopname_ln0         (specloopname     ) [ 0000000000]
empty                    (speclooptripcount) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
zext_ln612_3             (zext             ) [ 0000000000]
patches_superpoints_addr (getelementptr    ) [ 0000000000]
specloopname_ln607       (specloopname     ) [ 0000000000]
store_ln612              (store            ) [ 0000000000]
br_ln0                   (br               ) [ 0111100000]
br_ln618                 (br               ) [ 0000011110]
indvar_flatten59         (phi              ) [ 0000001000]
indvar_flatten35         (phi              ) [ 0000001000]
add_ln618_1              (add              ) [ 0000011110]
icmp_ln618               (icmp             ) [ 0000001110]
br_ln618                 (br               ) [ 0000000000]
icmp_ln622               (icmp             ) [ 0000001100]
add_ln622_1              (add              ) [ 0000000000]
select_ln622_2           (select           ) [ 0000011110]
a_1                      (phi              ) [ 0000001100]
b_3                      (phi              ) [ 0000001100]
indvar_flatten21         (phi              ) [ 0000001100]
c_3                      (phi              ) [ 0000001100]
d                        (phi              ) [ 0000001100]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
add_ln618                (add              ) [ 0000000000]
select_ln618             (select           ) [ 0000000000]
select_ln618_1           (select           ) [ 0000011110]
zext_ln639               (zext             ) [ 0000000000]
tmp_s                    (bitconcatenate   ) [ 0000000000]
zext_ln639_1             (zext             ) [ 0000000000]
sub_ln639                (sub              ) [ 0000000000]
sext_ln622               (sext             ) [ 0000000000]
xor_ln618                (xor              ) [ 0000000000]
icmp_ln634               (icmp             ) [ 0000000000]
and_ln618                (and              ) [ 0000000000]
icmp_ln628               (icmp             ) [ 0000000000]
and_ln618_1              (and              ) [ 0000000000]
add_ln622                (add              ) [ 0000000000]
or_ln622                 (or               ) [ 0000000000]
select_ln622             (select           ) [ 0000000000]
select_ln622_1           (select           ) [ 0000011110]
zext_ln639_2             (zext             ) [ 0000000000]
add_ln639                (add              ) [ 0000001010]
xor_ln622                (xor              ) [ 0000000000]
or_ln622_1               (or               ) [ 0000000000]
and_ln622                (and              ) [ 0000000000]
add_ln628                (add              ) [ 0000000000]
or_ln628                 (or               ) [ 0000000000]
or_ln628_1               (or               ) [ 0000000000]
select_ln628             (select           ) [ 0000001010]
select_ln628_1           (select           ) [ 0000011110]
add_ln634                (add              ) [ 0000011110]
add_ln628_1              (add              ) [ 0000000000]
select_ln628_2           (select           ) [ 0000011110]
specloopname_ln0         (specloopname     ) [ 0000000000]
empty_84                 (speclooptripcount) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
shl_ln639                (shl              ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
specloopname_ln0         (specloopname     ) [ 0000000000]
zext_ln639_3             (zext             ) [ 0000000000]
add_ln639_1              (add              ) [ 0000000000]
tmp_30_cast              (bitconcatenate   ) [ 0000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000]
zext_ln639_4             (zext             ) [ 0000000000]
add_ln639_2              (add              ) [ 0000000000]
zext_ln639_5             (zext             ) [ 0000000000]
patches_parameters_addr  (getelementptr    ) [ 0000000000]
specloopname_ln634       (specloopname     ) [ 0000000000]
store_ln639              (store            ) [ 0000000000]
br_ln0                   (br               ) [ 0000011110]
ret_ln644                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop1_initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysSPloop2_initArraysSPloop3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop1_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop2_initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initArraysPPloop3_initArraysPPloop4_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="patches_superpoints_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln612_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln612/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="patches_parameters_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln639_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln639/8 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten13_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="1"/>
<pin id="126" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten13_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="a_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="1"/>
<pin id="137" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="a_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="b_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="b_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="c_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="c_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten59_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="1"/>
<pin id="181" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten59_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten35_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten35_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="a_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="2"/>
<pin id="203" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="a_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="2"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/7 "/>
</bind>
</comp>

<comp id="212" class="1005" name="b_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="2"/>
<pin id="214" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_3 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="b_3_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="2"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_3/7 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten21_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="2"/>
<pin id="225" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten21_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="2"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c_3_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="2"/>
<pin id="236" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="c_3 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="c_3_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="2"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_3/7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="d_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="2"/>
<pin id="247" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="d_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="2"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln597_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln597_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln597_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln597/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln597_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln597/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln601_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln597_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln597_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln597_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln597/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln607_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln607/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln597_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln597/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln601_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln601_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln601/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln601_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln601/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln601_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln601_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln607_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln607/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln601_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln601_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln601_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln601_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln612_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln612_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln612_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln612_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_25_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln612_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln612_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612_2/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln612_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_3/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln618_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln618_1/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln618_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln618/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln622_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln622/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln622_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln622_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln622_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622_2/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln618_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln618/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln618_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln618/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln618_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln618_1/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln639_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln639_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_1/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln639_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln639/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln622_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln622/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln618_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln618/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln634_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln634/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln618_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln618/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln628_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="and_ln618_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln618_1/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln622_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln622/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="or_ln622_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="1"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln622/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln622_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="0" index="2" bw="3" slack="0"/>
<pin id="530" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln622_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622_1/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln639_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_2/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln639_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln639/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln622_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln622/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln622_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln622_1/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln622_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln622/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln628_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln628/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln628_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln628_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628_1/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln628_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln628_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_1/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln634_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln634/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln628_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln628_1/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln628_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="5" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_2/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln639_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="1"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln639_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_3/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln639_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln639_1/8 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_30_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30_cast/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln639_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="1"/>
<pin id="646" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_4/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln639_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln639_2/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln639_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639_5/8 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln597_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="0"/>
<pin id="660" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln597_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="icmp_ln597_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln597 "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln597_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln597_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="select_ln601_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="1"/>
<pin id="676" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln601 "/>
</bind>
</comp>

<comp id="679" class="1005" name="select_ln601_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln601_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln607_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln607 "/>
</bind>
</comp>

<comp id="690" class="1005" name="select_ln601_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln601_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln612_2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="1"/>
<pin id="697" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln612_2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln618_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln618_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln618_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln618 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln622_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln622 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln622_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln622_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln618_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln618_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln622_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln622_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln639_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln639 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln628_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="1"/>
<pin id="741" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln628 "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln628_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln628_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln634_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="0"/>
<pin id="752" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln634 "/>
</bind>
</comp>

<comp id="755" class="1005" name="select_ln628_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln628_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="64" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="128" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="128" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="139" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="150" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="161" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="274" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="268" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="139" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="274" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="172" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="280" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="308" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="274" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="172" pin="4"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="308" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="314" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="280" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="326" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="150" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="274" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="362" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="402"><net_src comp="387" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="412"><net_src comp="183" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="183" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="194" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="194" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="205" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="216" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="205" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="453" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="460" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="249" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="76" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="486" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="227" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="486" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="446" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="72" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="509" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="10" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="238" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="509" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="515" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="446" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="482" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="503" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="32" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="497" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="526" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="36" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="563" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="509" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="44" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="249" pin="4"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="563" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="569" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="526" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="586" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="72" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="227" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="521" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="38" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="608" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="86" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="90" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="92" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="651"><net_src comp="636" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="661"><net_src comp="256" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="666"><net_src comp="262" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="288" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="677"><net_src comp="326" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="682"><net_src comp="334" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="688"><net_src comp="342" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="693"><net_src comp="354" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="698"><net_src comp="398" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="703"><net_src comp="408" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="708"><net_src comp="414" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="420" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="722"><net_src comp="432" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="727"><net_src comp="453" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="732"><net_src comp="534" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="737"><net_src comp="546" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="742"><net_src comp="586" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="747"><net_src comp="594" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="753"><net_src comp="602" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="758"><net_src comp="614" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_superpoints | {4 }
	Port: patches_parameters | {8 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln597_1 : 1
		icmp_ln597 : 1
		br_ln597 : 2
		add_ln597 : 1
		icmp_ln601 : 1
		select_ln597 : 2
		select_ln597_1 : 2
		xor_ln597 : 2
		icmp_ln607 : 1
		and_ln597 : 2
		add_ln601 : 3
		or_ln601 : 2
		select_ln601 : 2
		select_ln601_1 : 2
		add_ln607 : 3
		add_ln601_1 : 1
		select_ln601_2 : 2
	State 3
		add_ln612 : 1
		add_ln612_1 : 2
		tmp_25_cast : 3
		add_ln612_2 : 4
	State 4
		patches_superpoints_addr : 1
		store_ln612 : 2
	State 5
	State 6
		add_ln618_1 : 1
		icmp_ln618 : 1
		br_ln618 : 2
		icmp_ln622 : 1
		add_ln622_1 : 1
		select_ln622_2 : 2
	State 7
		add_ln618 : 1
		select_ln618 : 1
		select_ln618_1 : 2
		zext_ln639 : 3
		tmp_s : 3
		zext_ln639_1 : 4
		sub_ln639 : 5
		sext_ln622 : 6
		icmp_ln634 : 1
		and_ln618 : 2
		icmp_ln628 : 1
		and_ln618_1 : 2
		add_ln622 : 2
		or_ln622 : 2
		select_ln622 : 2
		select_ln622_1 : 2
		zext_ln639_2 : 3
		add_ln639 : 7
		xor_ln622 : 2
		or_ln622_1 : 2
		and_ln622 : 2
		add_ln628 : 3
		or_ln628 : 2
		or_ln628_1 : 2
		select_ln628 : 2
		select_ln628_1 : 4
		add_ln634 : 3
		add_ln628_1 : 1
		select_ln628_2 : 2
	State 8
		add_ln639_1 : 1
		tmp_30_cast : 2
		add_ln639_2 : 3
		zext_ln639_5 : 4
		patches_parameters_addr : 5
		store_ln639 : 6
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln597_1_fu_256  |    0    |    19   |
|          |    add_ln597_fu_268   |    0    |    13   |
|          |    add_ln601_fu_314   |    0    |    10   |
|          |    add_ln607_fu_342   |    0    |    12   |
|          |   add_ln601_1_fu_348  |    0    |    15   |
|          |    add_ln612_fu_372   |    0    |    19   |
|          |   add_ln612_1_fu_381  |    0    |    19   |
|          |   add_ln612_2_fu_398  |    0    |    19   |
|    add   |   add_ln618_1_fu_408  |    0    |    14   |
|          |   add_ln622_1_fu_426  |    0    |    13   |
|          |    add_ln618_fu_440   |    0    |    9    |
|          |    add_ln622_fu_515   |    0    |    9    |
|          |    add_ln639_fu_546   |    0    |    12   |
|          |    add_ln628_fu_569   |    0    |    10   |
|          |    add_ln634_fu_602   |    0    |    9    |
|          |   add_ln628_1_fu_608  |    0    |    12   |
|          |   add_ln639_1_fu_630  |    0    |    13   |
|          |   add_ln639_2_fu_647  |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln597_fu_262   |    0    |    12   |
|          |   icmp_ln601_fu_274   |    0    |    11   |
|          |   icmp_ln607_fu_302   |    0    |    9    |
|   icmp   |   icmp_ln618_fu_414   |    0    |    10   |
|          |   icmp_ln622_fu_420   |    0    |    10   |
|          |   icmp_ln634_fu_491   |    0    |    8    |
|          |   icmp_ln628_fu_503   |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |  select_ln597_fu_280  |    0    |    3    |
|          | select_ln597_1_fu_288 |    0    |    6    |
|          |  select_ln601_fu_326  |    0    |    5    |
|          | select_ln601_1_fu_334 |    0    |    3    |
|          | select_ln601_2_fu_354 |    0    |    8    |
|          | select_ln622_2_fu_432 |    0    |    6    |
|  select  |  select_ln618_fu_446  |    0    |    2    |
|          | select_ln618_1_fu_453 |    0    |    2    |
|          |  select_ln622_fu_526  |    0    |    3    |
|          | select_ln622_1_fu_534 |    0    |    2    |
|          |  select_ln628_fu_586  |    0    |    2    |
|          | select_ln628_1_fu_594 |    0    |    3    |
|          | select_ln628_2_fu_614 |    0    |    5    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln639_fu_476   |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |    or_ln601_fu_320    |    0    |    2    |
|          |    or_ln622_fu_521    |    0    |    2    |
|    or    |   or_ln622_1_fu_558   |    0    |    2    |
|          |    or_ln628_fu_575    |    0    |    2    |
|          |   or_ln628_1_fu_581   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln597_fu_308   |    0    |    2    |
|    and   |    and_ln618_fu_497   |    0    |    2    |
|          |   and_ln618_1_fu_509  |    0    |    2    |
|          |    and_ln622_fu_563   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln597_fu_296   |    0    |    2    |
|    xor   |    xor_ln618_fu_486   |    0    |    2    |
|          |    xor_ln622_fu_552   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   zext_ln612_fu_362   |    0    |    0    |
|          |  zext_ln612_1_fu_378  |    0    |    0    |
|          |  zext_ln612_2_fu_395  |    0    |    0    |
|          |  zext_ln612_3_fu_404  |    0    |    0    |
|   zext   |   zext_ln639_fu_460   |    0    |    0    |
|          |  zext_ln639_1_fu_472  |    0    |    0    |
|          |  zext_ln639_2_fu_542  |    0    |    0    |
|          |  zext_ln639_3_fu_627  |    0    |    0    |
|          |  zext_ln639_4_fu_644  |    0    |    0    |
|          |  zext_ln639_5_fu_653  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_365      |    0    |    0    |
|bitconcatenate|   tmp_25_cast_fu_387  |    0    |    0    |
|          |      tmp_s_fu_464     |    0    |    0    |
|          |   tmp_30_cast_fu_636  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln622_fu_482   |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln639_fu_622   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   396   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       a_1_reg_201      |    2   |
|        a_reg_135       |    6   |
|   add_ln597_1_reg_658  |   12   |
|    add_ln607_reg_685   |    5   |
|   add_ln612_2_reg_695  |   12   |
|   add_ln618_1_reg_700  |    7   |
|    add_ln634_reg_750   |    2   |
|    add_ln639_reg_734   |    6   |
|       b_3_reg_212      |    2   |
|        b_reg_157       |    3   |
|       c_3_reg_234      |    3   |
|        c_reg_168       |    5   |
|        d_reg_245       |    2   |
|   icmp_ln597_reg_663   |    1   |
|   icmp_ln618_reg_705   |    1   |
|   icmp_ln622_reg_709   |    1   |
|indvar_flatten13_reg_124|   12   |
|indvar_flatten21_reg_223|    5   |
|indvar_flatten35_reg_190|    6   |
|indvar_flatten59_reg_179|    7   |
| indvar_flatten_reg_146 |    8   |
| select_ln597_1_reg_667 |    6   |
| select_ln601_1_reg_679 |    3   |
| select_ln601_2_reg_690 |    8   |
|  select_ln601_reg_674  |    5   |
| select_ln618_1_reg_724 |    2   |
| select_ln622_1_reg_729 |    2   |
| select_ln622_2_reg_719 |    6   |
| select_ln628_1_reg_744 |    3   |
| select_ln628_2_reg_755 |    5   |
|  select_ln628_reg_739  |    2   |
+------------------------+--------+
|          Total         |   150  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   396  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   150  |    -   |
+-----------+--------+--------+
|   Total   |   150  |   396  |
+-----------+--------+--------+
