// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
// Date        : Sat Sep 15 20:40:20 2018
// Host        : olorin running 64-bit Devuan GNU/Linux 2.0 (ascii)
// Command     : write_verilog -force -mode synth_stub
//               /home/twili/kurtis_work/A.20-Skeleton/A.20-Skeleton.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_stub.v
// Design      : clk_wiz_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module clk_wiz_1(clk100, locked, clk156)
/* synthesis syn_black_box black_box_pad_pin="clk100,locked,clk156" */;
  output clk100;
  output locked;
  input clk156;
endmodule
