<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="vera_module" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="impl" description="impl" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="top" top="top"/>
        <Source name="source/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="source/reset_sync.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/video_vga.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/char_rom.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/extbusif_6502.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/main_ram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/vera_module.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
        <Source name="source/vera_module.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/vera_module.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="vera_module1.sty"/>
</RadiantProject>
