#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000247879b4580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024787a2fe20_0 .net "PC", 31 0, v0000024787a29970_0;  1 drivers
v0000024787a2f600_0 .var "clk", 0 0;
v0000024787a30d20_0 .net "clkout", 0 0, L_00000247879ecfe0;  1 drivers
v0000024787a2ff60_0 .net "cycles_consumed", 31 0, v0000024787a30c80_0;  1 drivers
v0000024787a30dc0_0 .var "rst", 0 0;
S_0000024787956580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000247879b4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000247879d0740 .param/l "RType" 0 4 2, C4<000000>;
P_00000247879d0778 .param/l "add" 0 4 5, C4<100000>;
P_00000247879d07b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000247879d07e8 .param/l "addu" 0 4 5, C4<100001>;
P_00000247879d0820 .param/l "and_" 0 4 5, C4<100100>;
P_00000247879d0858 .param/l "andi" 0 4 8, C4<001100>;
P_00000247879d0890 .param/l "beq" 0 4 10, C4<000100>;
P_00000247879d08c8 .param/l "bne" 0 4 10, C4<000101>;
P_00000247879d0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000247879d0938 .param/l "j" 0 4 12, C4<000010>;
P_00000247879d0970 .param/l "jal" 0 4 12, C4<000011>;
P_00000247879d09a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000247879d09e0 .param/l "lw" 0 4 8, C4<100011>;
P_00000247879d0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_00000247879d0a50 .param/l "or_" 0 4 5, C4<100101>;
P_00000247879d0a88 .param/l "ori" 0 4 8, C4<001101>;
P_00000247879d0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000247879d0af8 .param/l "sll" 0 4 6, C4<000000>;
P_00000247879d0b30 .param/l "slt" 0 4 5, C4<101010>;
P_00000247879d0b68 .param/l "slti" 0 4 8, C4<101010>;
P_00000247879d0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_00000247879d0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_00000247879d0c10 .param/l "subu" 0 4 5, C4<100011>;
P_00000247879d0c48 .param/l "sw" 0 4 8, C4<101011>;
P_00000247879d0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_00000247879d0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_00000247879ed4b0 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ecf70 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ed8a0 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879edd70 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ed1a0 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ed910 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879edc90 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ede50 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ecfe0 .functor OR 1, v0000024787a2f600_0, v00000247879b9920_0, C4<0>, C4<0>;
L_00000247879ed050 .functor OR 1, L_0000024787a79080, L_0000024787a7a160, C4<0>, C4<0>;
L_00000247879ed9f0 .functor AND 1, L_0000024787a7ad40, L_0000024787a7a700, C4<1>, C4<1>;
L_00000247879edde0 .functor NOT 1, v0000024787a30dc0_0, C4<0>, C4<0>, C4<0>;
L_00000247879ed130 .functor OR 1, L_0000024787a7a8e0, L_0000024787a7aac0, C4<0>, C4<0>;
L_00000247879edbb0 .functor OR 1, L_00000247879ed130, L_0000024787a7ab60, C4<0>, C4<0>;
L_00000247879ed0c0 .functor OR 1, L_0000024787a79800, L_0000024787a90370, C4<0>, C4<0>;
L_00000247879ed210 .functor AND 1, L_0000024787a79760, L_00000247879ed0c0, C4<1>, C4<1>;
L_00000247879ed6e0 .functor OR 1, L_0000024787a8fdd0, L_0000024787a8f5b0, C4<0>, C4<0>;
L_00000247879ed520 .functor AND 1, L_0000024787a8f510, L_00000247879ed6e0, C4<1>, C4<1>;
L_00000247879ed3d0 .functor NOT 1, L_00000247879ecfe0, C4<0>, C4<0>, C4<0>;
v0000024787a2a370_0 .net "ALUOp", 3 0, v00000247879badc0_0;  1 drivers
v0000024787a29bf0_0 .net "ALUResult", 31 0, v0000024787a289d0_0;  1 drivers
v0000024787a29c90_0 .net "ALUSrc", 0 0, v00000247879b99c0_0;  1 drivers
v0000024787a2c3a0_0 .net "ALUin2", 31 0, L_0000024787a8f3d0;  1 drivers
v0000024787a2bd60_0 .net "MemReadEn", 0 0, v00000247879ba820_0;  1 drivers
v0000024787a2be00_0 .net "MemWriteEn", 0 0, v00000247879bb400_0;  1 drivers
v0000024787a2cd00_0 .net "MemtoReg", 0 0, v00000247879bb4a0_0;  1 drivers
v0000024787a2c580_0 .net "PC", 31 0, v0000024787a29970_0;  alias, 1 drivers
v0000024787a2c620_0 .net "PCPlus1", 31 0, L_0000024787a79da0;  1 drivers
v0000024787a2b400_0 .net "PCsrc", 0 0, v0000024787a29150_0;  1 drivers
v0000024787a2b9a0_0 .net "RegDst", 0 0, v00000247879ba140_0;  1 drivers
v0000024787a2bea0_0 .net "RegWriteEn", 0 0, v00000247879baaa0_0;  1 drivers
v0000024787a2cda0_0 .net "WriteRegister", 4 0, L_0000024787a7a020;  1 drivers
v0000024787a2b4a0_0 .net *"_ivl_0", 0 0, L_00000247879ed4b0;  1 drivers
L_0000024787a30fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024787a2c8a0_0 .net/2u *"_ivl_10", 4 0, L_0000024787a30fd0;  1 drivers
L_0000024787a313c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2c260_0 .net *"_ivl_101", 15 0, L_0000024787a313c0;  1 drivers
v0000024787a2afa0_0 .net *"_ivl_102", 31 0, L_0000024787a7ac00;  1 drivers
L_0000024787a31408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2bae0_0 .net *"_ivl_105", 25 0, L_0000024787a31408;  1 drivers
L_0000024787a31450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b860_0 .net/2u *"_ivl_106", 31 0, L_0000024787a31450;  1 drivers
v0000024787a2ba40_0 .net *"_ivl_108", 0 0, L_0000024787a7ad40;  1 drivers
L_0000024787a31498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b540_0 .net/2u *"_ivl_110", 5 0, L_0000024787a31498;  1 drivers
v0000024787a2bf40_0 .net *"_ivl_112", 0 0, L_0000024787a7a700;  1 drivers
v0000024787a2c300_0 .net *"_ivl_115", 0 0, L_00000247879ed9f0;  1 drivers
v0000024787a2c6c0_0 .net *"_ivl_116", 47 0, L_0000024787a7a980;  1 drivers
L_0000024787a314e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b900_0 .net *"_ivl_119", 15 0, L_0000024787a314e0;  1 drivers
L_0000024787a31018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024787a2bb80_0 .net/2u *"_ivl_12", 5 0, L_0000024787a31018;  1 drivers
v0000024787a2bfe0_0 .net *"_ivl_120", 47 0, L_0000024787a79f80;  1 drivers
L_0000024787a31528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2c9e0_0 .net *"_ivl_123", 15 0, L_0000024787a31528;  1 drivers
v0000024787a2cc60_0 .net *"_ivl_125", 0 0, L_0000024787a7ae80;  1 drivers
v0000024787a2bcc0_0 .net *"_ivl_126", 31 0, L_0000024787a7a660;  1 drivers
v0000024787a2b5e0_0 .net *"_ivl_128", 47 0, L_0000024787a7a840;  1 drivers
v0000024787a2ca80_0 .net *"_ivl_130", 47 0, L_0000024787a7aca0;  1 drivers
v0000024787a2c080_0 .net *"_ivl_132", 47 0, L_0000024787a7aa20;  1 drivers
v0000024787a2b180_0 .net *"_ivl_134", 47 0, L_0000024787a7a340;  1 drivers
v0000024787a2b680_0 .net *"_ivl_14", 0 0, L_0000024787a300a0;  1 drivers
v0000024787a2c120_0 .net *"_ivl_140", 0 0, L_00000247879edde0;  1 drivers
L_0000024787a315b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b720_0 .net/2u *"_ivl_142", 31 0, L_0000024787a315b8;  1 drivers
L_0000024787a31690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024787a2cbc0_0 .net/2u *"_ivl_146", 5 0, L_0000024787a31690;  1 drivers
v0000024787a2b220_0 .net *"_ivl_148", 0 0, L_0000024787a7a8e0;  1 drivers
L_0000024787a316d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024787a2c940_0 .net/2u *"_ivl_150", 5 0, L_0000024787a316d8;  1 drivers
v0000024787a2bc20_0 .net *"_ivl_152", 0 0, L_0000024787a7aac0;  1 drivers
v0000024787a2c760_0 .net *"_ivl_155", 0 0, L_00000247879ed130;  1 drivers
L_0000024787a31720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024787a2c1c0_0 .net/2u *"_ivl_156", 5 0, L_0000024787a31720;  1 drivers
v0000024787a2c4e0_0 .net *"_ivl_158", 0 0, L_0000024787a7ab60;  1 drivers
L_0000024787a31060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024787a2c440_0 .net/2u *"_ivl_16", 4 0, L_0000024787a31060;  1 drivers
v0000024787a2c800_0 .net *"_ivl_161", 0 0, L_00000247879edbb0;  1 drivers
L_0000024787a31768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b7c0_0 .net/2u *"_ivl_162", 15 0, L_0000024787a31768;  1 drivers
v0000024787a2ce40_0 .net *"_ivl_164", 31 0, L_0000024787a7ade0;  1 drivers
v0000024787a2cb20_0 .net *"_ivl_167", 0 0, L_0000024787a78fe0;  1 drivers
v0000024787a2b040_0 .net *"_ivl_168", 15 0, L_0000024787a791c0;  1 drivers
v0000024787a2b0e0_0 .net *"_ivl_170", 31 0, L_0000024787a79260;  1 drivers
v0000024787a2b2c0_0 .net *"_ivl_174", 31 0, L_0000024787a796c0;  1 drivers
L_0000024787a317b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2b360_0 .net *"_ivl_177", 25 0, L_0000024787a317b0;  1 drivers
L_0000024787a317f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2e090_0 .net/2u *"_ivl_178", 31 0, L_0000024787a317f8;  1 drivers
v0000024787a2e950_0 .net *"_ivl_180", 0 0, L_0000024787a79760;  1 drivers
L_0000024787a31840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2ed10_0 .net/2u *"_ivl_182", 5 0, L_0000024787a31840;  1 drivers
v0000024787a2d4b0_0 .net *"_ivl_184", 0 0, L_0000024787a79800;  1 drivers
L_0000024787a31888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024787a2e630_0 .net/2u *"_ivl_186", 5 0, L_0000024787a31888;  1 drivers
v0000024787a2ebd0_0 .net *"_ivl_188", 0 0, L_0000024787a90370;  1 drivers
v0000024787a2daf0_0 .net *"_ivl_19", 4 0, L_0000024787a2efc0;  1 drivers
v0000024787a2deb0_0 .net *"_ivl_191", 0 0, L_00000247879ed0c0;  1 drivers
v0000024787a2edb0_0 .net *"_ivl_193", 0 0, L_00000247879ed210;  1 drivers
L_0000024787a318d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024787a2d550_0 .net/2u *"_ivl_194", 5 0, L_0000024787a318d0;  1 drivers
v0000024787a2e6d0_0 .net *"_ivl_196", 0 0, L_0000024787a90230;  1 drivers
L_0000024787a31918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024787a2ea90_0 .net/2u *"_ivl_198", 31 0, L_0000024787a31918;  1 drivers
L_0000024787a30f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d2d0_0 .net/2u *"_ivl_2", 5 0, L_0000024787a30f88;  1 drivers
v0000024787a2d050_0 .net *"_ivl_20", 4 0, L_0000024787a2f240;  1 drivers
v0000024787a2da50_0 .net *"_ivl_200", 31 0, L_0000024787a90190;  1 drivers
v0000024787a2d7d0_0 .net *"_ivl_204", 31 0, L_0000024787a8fb50;  1 drivers
L_0000024787a31960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d410_0 .net *"_ivl_207", 25 0, L_0000024787a31960;  1 drivers
L_0000024787a319a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2ee50_0 .net/2u *"_ivl_208", 31 0, L_0000024787a319a8;  1 drivers
v0000024787a2e590_0 .net *"_ivl_210", 0 0, L_0000024787a8f510;  1 drivers
L_0000024787a319f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d870_0 .net/2u *"_ivl_212", 5 0, L_0000024787a319f0;  1 drivers
v0000024787a2d910_0 .net *"_ivl_214", 0 0, L_0000024787a8fdd0;  1 drivers
L_0000024787a31a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024787a2e4f0_0 .net/2u *"_ivl_216", 5 0, L_0000024787a31a38;  1 drivers
v0000024787a2ec70_0 .net *"_ivl_218", 0 0, L_0000024787a8f5b0;  1 drivers
v0000024787a2df50_0 .net *"_ivl_221", 0 0, L_00000247879ed6e0;  1 drivers
v0000024787a2d9b0_0 .net *"_ivl_223", 0 0, L_00000247879ed520;  1 drivers
L_0000024787a31a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024787a2e770_0 .net/2u *"_ivl_224", 5 0, L_0000024787a31a80;  1 drivers
v0000024787a2e810_0 .net *"_ivl_226", 0 0, L_0000024787a907d0;  1 drivers
v0000024787a2e130_0 .net *"_ivl_228", 31 0, L_0000024787a90730;  1 drivers
v0000024787a2e3b0_0 .net *"_ivl_24", 0 0, L_00000247879ed8a0;  1 drivers
L_0000024787a310a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d370_0 .net/2u *"_ivl_26", 4 0, L_0000024787a310a8;  1 drivers
v0000024787a2db90_0 .net *"_ivl_29", 4 0, L_0000024787a2f6a0;  1 drivers
v0000024787a2dc30_0 .net *"_ivl_32", 0 0, L_00000247879edd70;  1 drivers
L_0000024787a310f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024787a2dcd0_0 .net/2u *"_ivl_34", 4 0, L_0000024787a310f0;  1 drivers
v0000024787a2e310_0 .net *"_ivl_37", 4 0, L_0000024787a2f740;  1 drivers
v0000024787a2e270_0 .net *"_ivl_40", 0 0, L_00000247879ed1a0;  1 drivers
L_0000024787a31138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2de10_0 .net/2u *"_ivl_42", 15 0, L_0000024787a31138;  1 drivers
v0000024787a2e8b0_0 .net *"_ivl_45", 15 0, L_0000024787a798a0;  1 drivers
v0000024787a2e9f0_0 .net *"_ivl_48", 0 0, L_00000247879ed910;  1 drivers
v0000024787a2d730_0 .net *"_ivl_5", 5 0, L_0000024787a30000;  1 drivers
L_0000024787a31180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2dd70_0 .net/2u *"_ivl_50", 36 0, L_0000024787a31180;  1 drivers
L_0000024787a311c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2dff0_0 .net/2u *"_ivl_52", 31 0, L_0000024787a311c8;  1 drivers
v0000024787a2d5f0_0 .net *"_ivl_55", 4 0, L_0000024787a7a2a0;  1 drivers
v0000024787a2cfb0_0 .net *"_ivl_56", 36 0, L_0000024787a799e0;  1 drivers
v0000024787a2e1d0_0 .net *"_ivl_58", 36 0, L_0000024787a79ee0;  1 drivers
v0000024787a2d690_0 .net *"_ivl_62", 0 0, L_00000247879edc90;  1 drivers
L_0000024787a31210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d0f0_0 .net/2u *"_ivl_64", 5 0, L_0000024787a31210;  1 drivers
v0000024787a2eb30_0 .net *"_ivl_67", 5 0, L_0000024787a7a480;  1 drivers
v0000024787a2e450_0 .net *"_ivl_70", 0 0, L_00000247879ede50;  1 drivers
L_0000024787a31258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d190_0 .net/2u *"_ivl_72", 57 0, L_0000024787a31258;  1 drivers
L_0000024787a312a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a2d230_0 .net/2u *"_ivl_74", 31 0, L_0000024787a312a0;  1 drivers
v0000024787a2f420_0 .net *"_ivl_77", 25 0, L_0000024787a7a0c0;  1 drivers
v0000024787a2f880_0 .net *"_ivl_78", 57 0, L_0000024787a79a80;  1 drivers
v0000024787a2fba0_0 .net *"_ivl_8", 0 0, L_00000247879ecf70;  1 drivers
v0000024787a2f920_0 .net *"_ivl_80", 57 0, L_0000024787a79580;  1 drivers
L_0000024787a312e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024787a30960_0 .net/2u *"_ivl_84", 31 0, L_0000024787a312e8;  1 drivers
L_0000024787a31330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024787a2f060_0 .net/2u *"_ivl_88", 5 0, L_0000024787a31330;  1 drivers
v0000024787a30780_0 .net *"_ivl_90", 0 0, L_0000024787a79080;  1 drivers
L_0000024787a31378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024787a303c0_0 .net/2u *"_ivl_92", 5 0, L_0000024787a31378;  1 drivers
v0000024787a308c0_0 .net *"_ivl_94", 0 0, L_0000024787a7a160;  1 drivers
v0000024787a301e0_0 .net *"_ivl_97", 0 0, L_00000247879ed050;  1 drivers
v0000024787a2f2e0_0 .net *"_ivl_98", 47 0, L_0000024787a7a5c0;  1 drivers
v0000024787a2f100_0 .net "adderResult", 31 0, L_0000024787a79440;  1 drivers
v0000024787a2fa60_0 .net "address", 31 0, L_0000024787a793a0;  1 drivers
v0000024787a2f7e0_0 .net "clk", 0 0, L_00000247879ecfe0;  alias, 1 drivers
v0000024787a30c80_0 .var "cycles_consumed", 31 0;
v0000024787a2f380_0 .net "extImm", 31 0, L_0000024787a79300;  1 drivers
v0000024787a30820_0 .net "funct", 5 0, L_0000024787a79940;  1 drivers
v0000024787a2f9c0_0 .net "hlt", 0 0, v00000247879b9920_0;  1 drivers
v0000024787a306e0_0 .net "imm", 15 0, L_0000024787a794e0;  1 drivers
v0000024787a30500_0 .net "immediate", 31 0, L_0000024787a8f470;  1 drivers
v0000024787a30be0_0 .net "input_clk", 0 0, v0000024787a2f600_0;  1 drivers
v0000024787a2fec0_0 .net "instruction", 31 0, L_0000024787a79e40;  1 drivers
v0000024787a30a00_0 .net "memoryReadData", 31 0, v0000024787a2a410_0;  1 drivers
v0000024787a30aa0_0 .net "nextPC", 31 0, L_0000024787a79b20;  1 drivers
v0000024787a30140_0 .net "opcode", 5 0, L_0000024787a2f560;  1 drivers
v0000024787a30460_0 .net "rd", 4 0, L_0000024787a305a0;  1 drivers
v0000024787a2f4c0_0 .net "readData1", 31 0, L_00000247879ed360;  1 drivers
v0000024787a2fb00_0 .net "readData1_w", 31 0, L_0000024787a8f650;  1 drivers
v0000024787a2fc40_0 .net "readData2", 31 0, L_00000247879ed280;  1 drivers
v0000024787a2fce0_0 .net "rs", 4 0, L_0000024787a30640;  1 drivers
v0000024787a30280_0 .net "rst", 0 0, v0000024787a30dc0_0;  1 drivers
v0000024787a2fd80_0 .net "rt", 4 0, L_0000024787a79bc0;  1 drivers
v0000024787a2f1a0_0 .net "shamt", 31 0, L_0000024787a7a200;  1 drivers
v0000024787a30e60_0 .net "wire_instruction", 31 0, L_00000247879ed980;  1 drivers
v0000024787a30b40_0 .net "writeData", 31 0, L_0000024787a909b0;  1 drivers
v0000024787a30320_0 .net "zero", 0 0, L_0000024787a90870;  1 drivers
L_0000024787a30000 .part L_0000024787a79e40, 26, 6;
L_0000024787a2f560 .functor MUXZ 6, L_0000024787a30000, L_0000024787a30f88, L_00000247879ed4b0, C4<>;
L_0000024787a300a0 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31018;
L_0000024787a2efc0 .part L_0000024787a79e40, 11, 5;
L_0000024787a2f240 .functor MUXZ 5, L_0000024787a2efc0, L_0000024787a31060, L_0000024787a300a0, C4<>;
L_0000024787a305a0 .functor MUXZ 5, L_0000024787a2f240, L_0000024787a30fd0, L_00000247879ecf70, C4<>;
L_0000024787a2f6a0 .part L_0000024787a79e40, 21, 5;
L_0000024787a30640 .functor MUXZ 5, L_0000024787a2f6a0, L_0000024787a310a8, L_00000247879ed8a0, C4<>;
L_0000024787a2f740 .part L_0000024787a79e40, 16, 5;
L_0000024787a79bc0 .functor MUXZ 5, L_0000024787a2f740, L_0000024787a310f0, L_00000247879edd70, C4<>;
L_0000024787a798a0 .part L_0000024787a79e40, 0, 16;
L_0000024787a794e0 .functor MUXZ 16, L_0000024787a798a0, L_0000024787a31138, L_00000247879ed1a0, C4<>;
L_0000024787a7a2a0 .part L_0000024787a79e40, 6, 5;
L_0000024787a799e0 .concat [ 5 32 0 0], L_0000024787a7a2a0, L_0000024787a311c8;
L_0000024787a79ee0 .functor MUXZ 37, L_0000024787a799e0, L_0000024787a31180, L_00000247879ed910, C4<>;
L_0000024787a7a200 .part L_0000024787a79ee0, 0, 32;
L_0000024787a7a480 .part L_0000024787a79e40, 0, 6;
L_0000024787a79940 .functor MUXZ 6, L_0000024787a7a480, L_0000024787a31210, L_00000247879edc90, C4<>;
L_0000024787a7a0c0 .part L_0000024787a79e40, 0, 26;
L_0000024787a79a80 .concat [ 26 32 0 0], L_0000024787a7a0c0, L_0000024787a312a0;
L_0000024787a79580 .functor MUXZ 58, L_0000024787a79a80, L_0000024787a31258, L_00000247879ede50, C4<>;
L_0000024787a793a0 .part L_0000024787a79580, 0, 32;
L_0000024787a79da0 .arith/sum 32, v0000024787a29970_0, L_0000024787a312e8;
L_0000024787a79080 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31330;
L_0000024787a7a160 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31378;
L_0000024787a7a5c0 .concat [ 32 16 0 0], L_0000024787a793a0, L_0000024787a313c0;
L_0000024787a7ac00 .concat [ 6 26 0 0], L_0000024787a2f560, L_0000024787a31408;
L_0000024787a7ad40 .cmp/eq 32, L_0000024787a7ac00, L_0000024787a31450;
L_0000024787a7a700 .cmp/eq 6, L_0000024787a79940, L_0000024787a31498;
L_0000024787a7a980 .concat [ 32 16 0 0], L_00000247879ed360, L_0000024787a314e0;
L_0000024787a79f80 .concat [ 32 16 0 0], v0000024787a29970_0, L_0000024787a31528;
L_0000024787a7ae80 .part L_0000024787a794e0, 15, 1;
LS_0000024787a7a660_0_0 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_4 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_8 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_12 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_16 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_20 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_24 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_0_28 .concat [ 1 1 1 1], L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80, L_0000024787a7ae80;
LS_0000024787a7a660_1_0 .concat [ 4 4 4 4], LS_0000024787a7a660_0_0, LS_0000024787a7a660_0_4, LS_0000024787a7a660_0_8, LS_0000024787a7a660_0_12;
LS_0000024787a7a660_1_4 .concat [ 4 4 4 4], LS_0000024787a7a660_0_16, LS_0000024787a7a660_0_20, LS_0000024787a7a660_0_24, LS_0000024787a7a660_0_28;
L_0000024787a7a660 .concat [ 16 16 0 0], LS_0000024787a7a660_1_0, LS_0000024787a7a660_1_4;
L_0000024787a7a840 .concat [ 16 32 0 0], L_0000024787a794e0, L_0000024787a7a660;
L_0000024787a7aca0 .arith/sum 48, L_0000024787a79f80, L_0000024787a7a840;
L_0000024787a7aa20 .functor MUXZ 48, L_0000024787a7aca0, L_0000024787a7a980, L_00000247879ed9f0, C4<>;
L_0000024787a7a340 .functor MUXZ 48, L_0000024787a7aa20, L_0000024787a7a5c0, L_00000247879ed050, C4<>;
L_0000024787a79440 .part L_0000024787a7a340, 0, 32;
L_0000024787a79b20 .functor MUXZ 32, L_0000024787a79da0, L_0000024787a79440, v0000024787a29150_0, C4<>;
L_0000024787a79e40 .functor MUXZ 32, L_00000247879ed980, L_0000024787a315b8, L_00000247879edde0, C4<>;
L_0000024787a7a8e0 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31690;
L_0000024787a7aac0 .cmp/eq 6, L_0000024787a2f560, L_0000024787a316d8;
L_0000024787a7ab60 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31720;
L_0000024787a7ade0 .concat [ 16 16 0 0], L_0000024787a794e0, L_0000024787a31768;
L_0000024787a78fe0 .part L_0000024787a794e0, 15, 1;
LS_0000024787a791c0_0_0 .concat [ 1 1 1 1], L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0;
LS_0000024787a791c0_0_4 .concat [ 1 1 1 1], L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0;
LS_0000024787a791c0_0_8 .concat [ 1 1 1 1], L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0;
LS_0000024787a791c0_0_12 .concat [ 1 1 1 1], L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0, L_0000024787a78fe0;
L_0000024787a791c0 .concat [ 4 4 4 4], LS_0000024787a791c0_0_0, LS_0000024787a791c0_0_4, LS_0000024787a791c0_0_8, LS_0000024787a791c0_0_12;
L_0000024787a79260 .concat [ 16 16 0 0], L_0000024787a794e0, L_0000024787a791c0;
L_0000024787a79300 .functor MUXZ 32, L_0000024787a79260, L_0000024787a7ade0, L_00000247879edbb0, C4<>;
L_0000024787a796c0 .concat [ 6 26 0 0], L_0000024787a2f560, L_0000024787a317b0;
L_0000024787a79760 .cmp/eq 32, L_0000024787a796c0, L_0000024787a317f8;
L_0000024787a79800 .cmp/eq 6, L_0000024787a79940, L_0000024787a31840;
L_0000024787a90370 .cmp/eq 6, L_0000024787a79940, L_0000024787a31888;
L_0000024787a90230 .cmp/eq 6, L_0000024787a2f560, L_0000024787a318d0;
L_0000024787a90190 .functor MUXZ 32, L_0000024787a79300, L_0000024787a31918, L_0000024787a90230, C4<>;
L_0000024787a8f470 .functor MUXZ 32, L_0000024787a90190, L_0000024787a7a200, L_00000247879ed210, C4<>;
L_0000024787a8fb50 .concat [ 6 26 0 0], L_0000024787a2f560, L_0000024787a31960;
L_0000024787a8f510 .cmp/eq 32, L_0000024787a8fb50, L_0000024787a319a8;
L_0000024787a8fdd0 .cmp/eq 6, L_0000024787a79940, L_0000024787a319f0;
L_0000024787a8f5b0 .cmp/eq 6, L_0000024787a79940, L_0000024787a31a38;
L_0000024787a907d0 .cmp/eq 6, L_0000024787a2f560, L_0000024787a31a80;
L_0000024787a90730 .functor MUXZ 32, L_00000247879ed360, v0000024787a29970_0, L_0000024787a907d0, C4<>;
L_0000024787a8f650 .functor MUXZ 32, L_0000024787a90730, L_00000247879ed280, L_00000247879ed520, C4<>;
S_00000247879d0d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000247879c2ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000247879eda60 .functor NOT 1, v00000247879b99c0_0, C4<0>, C4<0>, C4<0>;
v00000247879baa00_0 .net *"_ivl_0", 0 0, L_00000247879eda60;  1 drivers
v00000247879bad20_0 .net "in1", 31 0, L_00000247879ed280;  alias, 1 drivers
v00000247879bb220_0 .net "in2", 31 0, L_0000024787a8f470;  alias, 1 drivers
v00000247879ba780_0 .net "out", 31 0, L_0000024787a8f3d0;  alias, 1 drivers
v00000247879b9880_0 .net "s", 0 0, v00000247879b99c0_0;  alias, 1 drivers
L_0000024787a8f3d0 .functor MUXZ 32, L_0000024787a8f470, L_00000247879ed280, L_00000247879eda60, C4<>;
S_0000024787956710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024787a280a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024787a280d8 .param/l "add" 0 4 5, C4<100000>;
P_0000024787a28110 .param/l "addi" 0 4 8, C4<001000>;
P_0000024787a28148 .param/l "addu" 0 4 5, C4<100001>;
P_0000024787a28180 .param/l "and_" 0 4 5, C4<100100>;
P_0000024787a281b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024787a281f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024787a28228 .param/l "bne" 0 4 10, C4<000101>;
P_0000024787a28260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024787a28298 .param/l "j" 0 4 12, C4<000010>;
P_0000024787a282d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024787a28308 .param/l "jr" 0 4 6, C4<001000>;
P_0000024787a28340 .param/l "lw" 0 4 8, C4<100011>;
P_0000024787a28378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024787a283b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024787a283e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024787a28420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024787a28458 .param/l "sll" 0 4 6, C4<000000>;
P_0000024787a28490 .param/l "slt" 0 4 5, C4<101010>;
P_0000024787a284c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024787a28500 .param/l "srl" 0 4 6, C4<000010>;
P_0000024787a28538 .param/l "sub" 0 4 5, C4<100010>;
P_0000024787a28570 .param/l "subu" 0 4 5, C4<100011>;
P_0000024787a285a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024787a285e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024787a28618 .param/l "xori" 0 4 8, C4<001110>;
v00000247879badc0_0 .var "ALUOp", 3 0;
v00000247879b99c0_0 .var "ALUSrc", 0 0;
v00000247879ba820_0 .var "MemReadEn", 0 0;
v00000247879bb400_0 .var "MemWriteEn", 0 0;
v00000247879bb4a0_0 .var "MemtoReg", 0 0;
v00000247879ba140_0 .var "RegDst", 0 0;
v00000247879baaa0_0 .var "RegWriteEn", 0 0;
v00000247879bb2c0_0 .net "funct", 5 0, L_0000024787a79940;  alias, 1 drivers
v00000247879b9920_0 .var "hlt", 0 0;
v00000247879bab40_0 .net "opcode", 5 0, L_0000024787a2f560;  alias, 1 drivers
v00000247879b9e20_0 .net "rst", 0 0, v0000024787a30dc0_0;  alias, 1 drivers
E_00000247879c2ee0 .event anyedge, v00000247879b9e20_0, v00000247879bab40_0, v00000247879bb2c0_0;
S_00000247878769c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000247879c3660 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000247879ed980 .functor BUFZ 32, L_0000024787a79d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247879b9ec0_0 .net "Data_Out", 31 0, L_00000247879ed980;  alias, 1 drivers
v00000247879bb540 .array "InstMem", 0 1023, 31 0;
v00000247879b9f60_0 .net *"_ivl_0", 31 0, L_0000024787a79d00;  1 drivers
v00000247879ba1e0_0 .net *"_ivl_3", 9 0, L_0000024787a79c60;  1 drivers
v00000247879babe0_0 .net *"_ivl_4", 11 0, L_0000024787a79120;  1 drivers
L_0000024787a31570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000247879b9740_0 .net *"_ivl_7", 1 0, L_0000024787a31570;  1 drivers
v00000247879bac80_0 .net "addr", 31 0, v0000024787a29970_0;  alias, 1 drivers
v00000247879bae60_0 .var/i "i", 31 0;
L_0000024787a79d00 .array/port v00000247879bb540, L_0000024787a79120;
L_0000024787a79c60 .part v0000024787a29970_0, 0, 10;
L_0000024787a79120 .concat [ 10 2 0 0], L_0000024787a79c60, L_0000024787a31570;
S_0000024787876b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000247879ed360 .functor BUFZ 32, L_0000024787a7a3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000247879ed280 .functor BUFZ 32, L_0000024787a7a7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000247879bb040_0 .net *"_ivl_0", 31 0, L_0000024787a7a3e0;  1 drivers
v00000247879bb0e0_0 .net *"_ivl_10", 6 0, L_0000024787a79620;  1 drivers
L_0000024787a31648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024787997a20_0 .net *"_ivl_13", 1 0, L_0000024787a31648;  1 drivers
v0000024787997fc0_0 .net *"_ivl_2", 6 0, L_0000024787a7a520;  1 drivers
L_0000024787a31600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024787a2a550_0 .net *"_ivl_5", 1 0, L_0000024787a31600;  1 drivers
v0000024787a29790_0 .net *"_ivl_8", 31 0, L_0000024787a7a7a0;  1 drivers
v0000024787a29dd0_0 .net "clk", 0 0, L_00000247879ecfe0;  alias, 1 drivers
v0000024787a29f10_0 .var/i "i", 31 0;
v0000024787a28890_0 .net "readData1", 31 0, L_00000247879ed360;  alias, 1 drivers
v0000024787a28d90_0 .net "readData2", 31 0, L_00000247879ed280;  alias, 1 drivers
v0000024787a29e70_0 .net "readRegister1", 4 0, L_0000024787a30640;  alias, 1 drivers
v0000024787a29d30_0 .net "readRegister2", 4 0, L_0000024787a79bc0;  alias, 1 drivers
v0000024787a29330 .array "registers", 31 0, 31 0;
v0000024787a29ab0_0 .net "rst", 0 0, v0000024787a30dc0_0;  alias, 1 drivers
v0000024787a29fb0_0 .net "we", 0 0, v00000247879baaa0_0;  alias, 1 drivers
v0000024787a291f0_0 .net "writeData", 31 0, L_0000024787a909b0;  alias, 1 drivers
v0000024787a290b0_0 .net "writeRegister", 4 0, L_0000024787a7a020;  alias, 1 drivers
E_00000247879c2860/0 .event negedge, v00000247879b9e20_0;
E_00000247879c2860/1 .event posedge, v0000024787a29dd0_0;
E_00000247879c2860 .event/or E_00000247879c2860/0, E_00000247879c2860/1;
L_0000024787a7a3e0 .array/port v0000024787a29330, L_0000024787a7a520;
L_0000024787a7a520 .concat [ 5 2 0 0], L_0000024787a30640, L_0000024787a31600;
L_0000024787a7a7a0 .array/port v0000024787a29330, L_0000024787a79620;
L_0000024787a79620 .concat [ 5 2 0 0], L_0000024787a79bc0, L_0000024787a31648;
S_0000024787954c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024787876b50;
 .timescale 0 0;
v00000247879bafa0_0 .var/i "i", 31 0;
S_0000024787954dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000247879c3420 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000247879ed750 .functor NOT 1, v00000247879ba140_0, C4<0>, C4<0>, C4<0>;
v0000024787a28e30_0 .net *"_ivl_0", 0 0, L_00000247879ed750;  1 drivers
v0000024787a286b0_0 .net "in1", 4 0, L_0000024787a79bc0;  alias, 1 drivers
v0000024787a28bb0_0 .net "in2", 4 0, L_0000024787a305a0;  alias, 1 drivers
v0000024787a2a4b0_0 .net "out", 4 0, L_0000024787a7a020;  alias, 1 drivers
v0000024787a29650_0 .net "s", 0 0, v00000247879ba140_0;  alias, 1 drivers
L_0000024787a7a020 .functor MUXZ 5, L_0000024787a305a0, L_0000024787a79bc0, L_00000247879ed750, C4<>;
S_0000024787984a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000247879c3520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000247879ed7c0 .functor NOT 1, v00000247879bb4a0_0, C4<0>, C4<0>, C4<0>;
v0000024787a29830_0 .net *"_ivl_0", 0 0, L_00000247879ed7c0;  1 drivers
v0000024787a28b10_0 .net "in1", 31 0, v0000024787a289d0_0;  alias, 1 drivers
v0000024787a28cf0_0 .net "in2", 31 0, v0000024787a2a410_0;  alias, 1 drivers
v0000024787a28ed0_0 .net "out", 31 0, L_0000024787a909b0;  alias, 1 drivers
v0000024787a2a0f0_0 .net "s", 0 0, v00000247879bb4a0_0;  alias, 1 drivers
L_0000024787a909b0 .functor MUXZ 32, v0000024787a2a410_0, v0000024787a289d0_0, L_00000247879ed7c0, C4<>;
S_0000024787984c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024787970120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024787970158 .param/l "AND" 0 9 12, C4<0010>;
P_0000024787970190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000247879701c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000024787970200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024787970238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024787970270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000247879702a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000247879702e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024787970318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024787970350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024787970388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024787a31ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024787a28c50_0 .net/2u *"_ivl_0", 31 0, L_0000024787a31ac8;  1 drivers
v0000024787a28750_0 .net "opSel", 3 0, v00000247879badc0_0;  alias, 1 drivers
v0000024787a29010_0 .net "operand1", 31 0, L_0000024787a8f650;  alias, 1 drivers
v0000024787a2a050_0 .net "operand2", 31 0, L_0000024787a8f3d0;  alias, 1 drivers
v0000024787a289d0_0 .var "result", 31 0;
v0000024787a28f70_0 .net "zero", 0 0, L_0000024787a90870;  alias, 1 drivers
E_00000247879c3560 .event anyedge, v00000247879badc0_0, v0000024787a29010_0, v00000247879ba780_0;
L_0000024787a90870 .cmp/eq 32, v0000024787a289d0_0, L_0000024787a31ac8;
S_00000247879703d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024787a2a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000024787a2a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000024787a2a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024787a2a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000024787a2a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000024787a2a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000024787a2a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024787a2a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024787a2a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024787a2a868 .param/l "j" 0 4 12, C4<000010>;
P_0000024787a2a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024787a2a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024787a2a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000024787a2a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024787a2a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000024787a2a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024787a2a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024787a2aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000024787a2aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000024787a2aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000024787a2aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024787a2ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000024787a2ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000024787a2ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000024787a2abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024787a2abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000024787a29150_0 .var "PCsrc", 0 0;
v0000024787a293d0_0 .net "funct", 5 0, L_0000024787a79940;  alias, 1 drivers
v0000024787a2a190_0 .net "opcode", 5 0, L_0000024787a2f560;  alias, 1 drivers
v0000024787a29290_0 .net "operand1", 31 0, L_00000247879ed360;  alias, 1 drivers
v0000024787a295b0_0 .net "operand2", 31 0, L_0000024787a8f3d0;  alias, 1 drivers
v0000024787a2a230_0 .net "rst", 0 0, v0000024787a30dc0_0;  alias, 1 drivers
E_00000247879c2920/0 .event anyedge, v00000247879b9e20_0, v00000247879bab40_0, v0000024787a28890_0, v00000247879ba780_0;
E_00000247879c2920/1 .event anyedge, v00000247879bb2c0_0;
E_00000247879c2920 .event/or E_00000247879c2920/0, E_00000247879c2920/1;
S_0000024787a2ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024787a28930 .array "DataMem", 0 1023, 31 0;
v0000024787a29470_0 .net "address", 31 0, v0000024787a289d0_0;  alias, 1 drivers
v0000024787a2a2d0_0 .net "clock", 0 0, L_00000247879ed3d0;  1 drivers
v0000024787a296f0_0 .net "data", 31 0, L_00000247879ed280;  alias, 1 drivers
v0000024787a28a70_0 .var/i "i", 31 0;
v0000024787a2a410_0 .var "q", 31 0;
v0000024787a29510_0 .net "rden", 0 0, v00000247879ba820_0;  alias, 1 drivers
v0000024787a298d0_0 .net "wren", 0 0, v00000247879bb400_0;  alias, 1 drivers
E_00000247879c2960 .event posedge, v0000024787a2a2d0_0;
S_0000024787a2adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000024787956580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000247879c2f20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024787a29b50_0 .net "PCin", 31 0, L_0000024787a79b20;  alias, 1 drivers
v0000024787a29970_0 .var "PCout", 31 0;
v0000024787a29a10_0 .net "clk", 0 0, L_00000247879ecfe0;  alias, 1 drivers
v0000024787a287f0_0 .net "rst", 0 0, v0000024787a30dc0_0;  alias, 1 drivers
    .scope S_00000247879703d0;
T_0 ;
    %wait E_00000247879c2920;
    %load/vec4 v0000024787a2a230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024787a29150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024787a2a190_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000024787a29290_0;
    %load/vec4 v0000024787a295b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000024787a2a190_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000024787a29290_0;
    %load/vec4 v0000024787a295b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000024787a2a190_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000024787a2a190_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000024787a2a190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000024787a293d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000024787a29150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024787a2adc0;
T_1 ;
    %wait E_00000247879c2860;
    %load/vec4 v0000024787a287f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024787a29970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024787a29b50_0;
    %assign/vec4 v0000024787a29970_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000247878769c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247879bae60_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000247879bae60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000247879bae60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %load/vec4 v00000247879bae60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247879bae60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247879bb540, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024787956710;
T_3 ;
    %wait E_00000247879c2ee0;
    %load/vec4 v00000247879b9e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000247879b9920_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247879bb400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247879bb4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000247879ba820_0, 0;
    %assign/vec4 v00000247879ba140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000247879b9920_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000247879badc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000247879b99c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247879baaa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247879bb400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247879bb4a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000247879ba820_0, 0, 1;
    %store/vec4 v00000247879ba140_0, 0, 1;
    %load/vec4 v00000247879bab40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b9920_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879ba140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %load/vec4 v00000247879bb2c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879ba140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000247879ba140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879ba820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879baaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879bb4a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879bb400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000247879b99c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000247879badc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024787876b50;
T_4 ;
    %wait E_00000247879c2860;
    %fork t_1, S_0000024787954c30;
    %jmp t_0;
    .scope S_0000024787954c30;
t_1 ;
    %load/vec4 v0000024787a29ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247879bafa0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000247879bafa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000247879bafa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a29330, 0, 4;
    %load/vec4 v00000247879bafa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247879bafa0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024787a29fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024787a291f0_0;
    %load/vec4 v0000024787a290b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a29330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a29330, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024787876b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024787876b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024787a29f10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024787a29f10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024787a29f10_0;
    %ix/getv/s 4, v0000024787a29f10_0;
    %load/vec4a v0000024787a29330, 4;
    %ix/getv/s 4, v0000024787a29f10_0;
    %load/vec4a v0000024787a29330, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024787a29f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024787a29f10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024787984c00;
T_6 ;
    %wait E_00000247879c3560;
    %load/vec4 v0000024787a28750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %add;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %sub;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %and;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %or;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %xor;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %or;
    %inv;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024787a29010_0;
    %load/vec4 v0000024787a2a050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024787a2a050_0;
    %load/vec4 v0000024787a29010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024787a29010_0;
    %ix/getv 4, v0000024787a2a050_0;
    %shiftl 4;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024787a29010_0;
    %ix/getv 4, v0000024787a2a050_0;
    %shiftr 4;
    %assign/vec4 v0000024787a289d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024787a2ac30;
T_7 ;
    %wait E_00000247879c2960;
    %load/vec4 v0000024787a29510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024787a29470_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024787a28930, 4;
    %assign/vec4 v0000024787a2a410_0, 0;
T_7.0 ;
    %load/vec4 v0000024787a298d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024787a296f0_0;
    %ix/getv 3, v0000024787a29470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024787a2ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024787a28a70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024787a28a70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024787a28a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %load/vec4 v0000024787a28a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024787a28a70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024787a28930, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000024787a2ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024787a28a70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024787a28a70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024787a28a70_0;
    %load/vec4a v0000024787a28930, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024787a28a70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024787a28a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024787a28a70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024787956580;
T_10 ;
    %wait E_00000247879c2860;
    %load/vec4 v0000024787a30280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024787a30c80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024787a30c80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024787a30c80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000247879b4580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024787a2f600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024787a30dc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000247879b4580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024787a2f600_0;
    %inv;
    %assign/vec4 v0000024787a2f600_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000247879b4580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024787a30dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024787a30dc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024787a2ff60_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
