<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="T120F576_devkit" device_def="T120F576" version="2024.2.294.1.19" db_version="20242999" last_change_date="Fri Jan  3 11:18:51 2025" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E_1F_1G" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="1.2 V"/>
            <efxpt:iobank name="3B" iostd="1.2 V"/>
            <efxpt:iobank name="3C" iostd="1.2 V"/>
            <efxpt:iobank name="3D_TR_BR" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BL" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T120F576">
        <efxpt:gpio name="hdmi_scl" gpio_def="GPIOB_TXP15" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="hdmi_scl_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="hdmi_scl_write" name_ddio_lo="" register_option="register" clock_name="hdmi_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="hdmi_scl_writeEnable" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="hdmi_sda" gpio_def="GPIOB_TXN15" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="hdmi_sda_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="hdmi_sda_write" name_ddio_lo="" register_option="register" clock_name="hdmi_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="hdmi_sda_writeEnable" is_register="true" clock_name="hdmi_clk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_0_cam_scl" gpio_def="GPIOB_RXN24" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_cam_scl" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_cam_scl" name_ddio_lo="" register_option="none" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="o_cam_scl_oe" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_0_cam_sda" gpio_def="GPIOB_RXP24" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_cam_sda" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_cam_sda" name_ddio_lo="" register_option="none" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="o_cam_sda_oe" is_register="true" clock_name="io_peripheralClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_1_sensor_scl" gpio_def="GPIOB_TXP18" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_sensor_scl" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_sensor_scl" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="o_sensor_scl_oe" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_1_sensor_sda" gpio_def="GPIOB_TXP19" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_sensor_sda" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_sensor_sda" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="o_sensor_sda_oe" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_2_eeprom_scl" gpio_def="GPIOL_04" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_eeprom_scl" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_eeprom_scl" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="o_eeprom_scl_oe" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="i2c_2_eeprom_sda" gpio_def="GPIOL_05" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_eeprom_sda" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="o_eeprom_sda" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="o_eeprom_sda_oe" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="phy_active" gpio_def="GPIOB_RXP04" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="phy_active" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="phy_mdc" gpio_def="GPIOT_TXN01" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="phy_mdc" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="3"/>
        </efxpt:gpio>
        <efxpt:gpio name="phy_mdio" gpio_def="GPIOT_TXN00" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="phy_mdi" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="phy_mdo" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="phy_mdo_en" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_ddr_pll" gpio_def="GPIOR_186" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_ddr_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_hdmi_pll" gpio_def="GPIOL_164" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_hdmi_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_lvds_pll" gpio_def="GPIOR_166" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_lvds_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_mipi_pll" gpio_def="GPIOR_187" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_mipi_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_soc_pll" gpio_def="GPIOR_167" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_soc_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="refclk_tse_pll" gpio_def="GPIOL_15" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="refclk_tse_pll" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rx_ctl" gpio_def="GPIOT_TXN02" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rx_ctl" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="rgmii_rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rxc_phy" gpio_def="GPIOL_70" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rxc" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rxd[0]" gpio_def="GPIOL_87" mode="input" bus_name="rgmii_rxd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rxd_HI[0]" name_ddio_lo="rgmii_rxd_LO[0]" conn_type="normal" is_register="true" clock_name="rgmii_rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rxd[1]" gpio_def="GPIOL_88" mode="input" bus_name="rgmii_rxd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rxd_HI[1]" name_ddio_lo="rgmii_rxd_LO[1]" conn_type="normal" is_register="true" clock_name="rgmii_rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rxd[2]" gpio_def="GPIOL_89" mode="input" bus_name="rgmii_rxd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rxd_HI[2]" name_ddio_lo="rgmii_rxd_LO[2]" conn_type="normal" is_register="true" clock_name="rgmii_rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_rxd[3]" gpio_def="GPIOL_91" mode="input" bus_name="rgmii_rxd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rgmii_rxd_HI[3]" name_ddio_lo="rgmii_rxd_LO[3]" conn_type="normal" is_register="true" clock_name="rgmii_rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_tx_ctl" gpio_def="GPIOT_TXP02" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_tx_ctl" name_ddio_lo="" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_txc" gpio_def="GPIOL_68" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_txc_HI" name_ddio_lo="rgmii_txc_LO" register_option="register" clock_name="io_tseClk_90" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_txd[0]" gpio_def="GPIOL_75" mode="output" bus_name="rgmii_txd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[0]" name_ddio_lo="rgmii_txd_LO[0]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_txd[1]" gpio_def="GPIOL_76" mode="output" bus_name="rgmii_txd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[1]" name_ddio_lo="rgmii_txd_LO[1]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_txd[2]" gpio_def="GPIOL_77" mode="output" bus_name="rgmii_txd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[2]" name_ddio_lo="rgmii_txd_LO[2]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rgmii_txd[3]" gpio_def="GPIOL_85" mode="output" bus_name="rgmii_txd" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="rgmii_txd_HI[3]" name_ddio_lo="rgmii_txd_LO[3]" register_option="register" clock_name="io_tseClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rstn_cam_out" gpio_def="GPIOB_RXP23" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="o_cam_rstn" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rstn_hdmi_out" gpio_def="GPIOL_74" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="o_hdmi_rstn" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="rstn_master_in" gpio_def="GPIOB_RXP08" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="i_master_rstn" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="rstn_phy" gpio_def="GPIOT_TXP01" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="rstn_phy_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="rstn_phy_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="o_phy_rstn" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_clk" gpio_def="GPIOT_RXP23" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="sd_clk_hi" name_ddio_lo="" register_option="register" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_cmd" gpio_def="GPIOT_RXP21" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sd_cmd_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="sd_cmd_o" name_ddio_lo="" register_option="none" clock_name="io_peripheralClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="sd_cmd_oe" is_register="false" clock_name="io_peripheralClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_dat[0]" gpio_def="GPIOT_RXP22" mode="inout" bus_name="sd_dat" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sd_dat_i[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="sd_dat_o[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="sd_dat_oe[0]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_dat[1]" gpio_def="GPIOT_RXN20" mode="inout" bus_name="sd_dat" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sd_dat_i[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="sd_dat_o[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="sd_dat_oe[1]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_dat[2]" gpio_def="GPIOT_RXN21" mode="inout" bus_name="sd_dat" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sd_dat_i[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="sd_dat_o[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="sd_dat_oe[2]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="sd_dat[3]" gpio_def="GPIOT_RXP20" mode="inout" bus_name="sd_dat" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sd_dat_i[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="sd_dat_o[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="sd_dat_oe[3]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="softtap_jtag_tck" gpio_def="GPIOT_RXP09" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="softtap_jtag_tck" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="true" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="softtap_jtag_tdi" gpio_def="GPIOT_RXN09" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="softtap_jtag_tdi" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="softtap_jtag_tdo" gpio_def="GPIOT_RXP01" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="softtap_jtag_tdo" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="softtap_jtag_tms" gpio_def="GPIOT_RXN01" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="softtap_jtag_tms" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[0]" gpio_def="GPIOB_RXN08" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[0]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[1]" gpio_def="GPIOB_RXN04" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[1]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[2]" gpio_def="GPIOB_RXP05" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[2]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_gpio_0_io[3]" gpio_def="GPIOB_RXN05" mode="inout" bus_name="system_gpio_0_io" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_gpio_0_io_read[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_gpio_0_io_write[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="4"/>
            <efxpt:output_enable_config name="system_gpio_0_io_writeEnable[3]" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_data_0" gpio_def="GPIOL_08" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_0_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_0_io_data_0_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="system_spi_0_io_data_0_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_data_1" gpio_def="GPIOL_09" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_spi_0_io_data_1_read" name_ddio_lo="" conn_type="normal" is_register="true" clock_name="io_systemClk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="system_spi_0_io_data_1_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="3"/>
            <efxpt:output_enable_config name="system_spi_0_io_data_1_writeEnable" is_register="true" clock_name="io_systemClk" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_sclk_write" gpio_def="GPIOL_01" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_0_io_sclk_write" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="3"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_spi_0_io_ss" gpio_def="GPIOL_00" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_spi_0_io_ss" name_ddio_lo="" register_option="register" clock_name="io_systemClk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="3"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_uart_0_io_rxd" gpio_def="GPIOT_RXP07" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="system_uart_0_io_rxd" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="system_uart_0_io_txd" gpio_def="GPIOT_RXN07" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="system_uart_0_io_txd" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
        <efxpt:bus name="system_gpio_0_io" mode="inout" msb="3" lsb="0"/>
        <efxpt:bus name="sd_dat" mode="inout" msb="3" lsb="0"/>
        <efxpt:bus name="rgmii_rxd" mode="input" msb="3" lsb="0"/>
        <efxpt:bus name="rgmii_txd" mode="output" msb="3" lsb="0"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="soc_pll_clk" pll_def="PLL_TR1" ref_clock_name="" ref_clock_freq="10.0000" multiplier="160" pre_divider="1" post_divider="2" reset_name="systemClk_rstn" locked_name="systemClk_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="io_peripheralClk" number="0" out_divider="16" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="io_systemClk" number="1" out_divider="16" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="io_memoryClk" number="2" out_divider="16" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="io_peripheralClk" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="ddr_pll_clk" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="50.0000" multiplier="32" pre_divider="1" post_divider="2" reset_name="my_ddr_pll_rstn" locked_name="my_ddr_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="ddr_clk" number="0" out_divider="2" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="ddr_clk" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="hdmi_pll_clk" pll_def="PLL_TL0" ref_clock_name="" ref_clock_freq="30.0000" multiplier="2" pre_divider="2" post_divider="2" reset_name="hdmi_pll_rstn" locked_name="hdmi_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="hdmi_clk" number="0" out_divider="60" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="hdmi_clk" feedback_mode="local"/>
        </efxpt:pll>
        <efxpt:pll name="lvds_pll_clk" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="74.2500" multiplier="2" pre_divider="4" post_divider="4" reset_name="lvds_pll_rstn" locked_name="lvds_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="tx_slowclk" number="0" out_divider="21" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="tx_fastclk" number="1" out_divider="6" adv_out_phase_shift="90"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="tx_slowclk" feedback_mode="local"/>
        </efxpt:pll>
        <efxpt:pll name="mipi_pll_clk" pll_def="PLL_BR1" ref_clock_name="" ref_clock_freq="20.0000" multiplier="80" pre_divider="1" post_divider="2" reset_name="mipi_pll_rstn" locked_name="mipi_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="mipi_pclk" number="0" out_divider="8" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="mipi_cal_clk" number="1" out_divider="8" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="mipi_pclk" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="tse_pll_clk" pll_def="PLL_BL0" ref_clock_name="" ref_clock_freq="10.0000" multiplier="100" pre_divider="1" post_divider="2" reset_name="tse_pll_rstn" locked_name="tse_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="io_tseClk" number="0" out_divider="4" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="io_tseClk_90" number="1" out_divider="4" adv_out_phase_shift="45"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info>
        <efxpt:lvds name="lvds_1a_DATA" lvds_def="GPIOB_TX13" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_1a_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_1b_DATA" lvds_def="GPIOB_TX24" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_1b_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_1c_DATA" lvds_def="GPIOB_TX25" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_1c_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_1d_DATA" lvds_def="GPIOB_TX23" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_1d_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_2a_DATA" lvds_def="GPIOB_TX10" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_2a_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_2b_DATA" lvds_def="GPIOB_TX12" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_2b_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_2c_DATA" lvds_def="GPIOB_TX11" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_2c_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_2d_DATA" lvds_def="GPIOB_TX14" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_2d_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_clk" lvds_def="GPIOB_TX26" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_clk" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="3"/>
        </efxpt:lvds>
    </efxpt:lvds_info>
    <efxpt:mipi_info>
        <efxpt:mipi name="mipi_inst1" mipi_def="MIPI_RX0" ops_type="rx">
            <efxpt:mrx_info dphy_calib_clock_freq="100.0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_inst1_RSTN" type_name="RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_RXDN" type_name="RXDN" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_RXDP" type_name="RXDP" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_TST_LOAD" type_name="TST_LOAD" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_DPHY_RSTN" type_name="DPHY_RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_TST_OUT" type_name="TST_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_DATA" type_name="DATA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_VC_ENA" type_name="VC_ENA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_VSYNC" type_name="VSYNC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_CNT" type_name="CNT" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_TYPE" type_name="TYPE" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_ERROR" type_name="ERROR" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_ULPS" type_name="ULPS" is_bus="true"/>
                    <efxpt:pin name="mipi_cal_clk" type_name="CAL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst1_TST_DATA" type_name="TST_DATA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_ULPS_CLK" type_name="ULPS_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_CLEAR" type_name="CLEAR" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_LANES" type_name="LANES" is_bus="true"/>
                    <efxpt:pin name="mipi_pclk" type_name="PIXEL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst1_VALID" type_name="VALID" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_HSYNC" type_name="HSYNC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_TST_CLK" type_name="TST_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_VC" type_name="VC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_DPHY_TST_CLK" type_name="DPHY_TST_CLK" is_bus="false"/>
                </efxpt:gen_pin>
                <efxpt:phy_lane lane_id="0" logical_lane_id="0" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="1" logical_lane_id="1" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="2" logical_lane_id="4" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="3" logical_lane_id="3" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="4" logical_lane_id="2" is_pn_swap="false"/>
                <efxpt:rx_timing t_clk_settle="9" t_hs_settle="8"/>
            </efxpt:mrx_info>
        </efxpt:mipi>
    </efxpt:mipi_info>
    <efxpt:jtag_info>
        <efxpt:jtag name="jtag_inst1" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="jtag_inst1_TDO" type_name="TDO" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_UPDATE" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TMS" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_DRCK" type_name="DRCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RESET" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SEL" type_name="SEL" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RUNTEST" type_name="RUNTEST" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
    <efxpt:ddr_info>
        <efxpt:ddr name="ddr_inst1" ddr_def="DDR_0" cs_preset_id="148" cs_mem_type="LPDDR3" cs_ctrl_width="x32" cs_dram_width="x32" cs_dram_density="8G" cs_speedbin="800" target0_enable="true" target1_enable="true" ctrl_type="ena_user_rst" adv_density_en="false" cs_row_width="0" cs_col_width="0">
            <efxpt:gen_pin_target0>
                <efxpt:pin name="io_ddrB_r_ready" type_name="RREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_arw_payload_write" type_name="ATYPE_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_arw_payload_addr" type_name="AADDR_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_w_payload_id" type_name="WID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_w_ready" type_name="WREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_w_payload_data" type_name="WDATA_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_arw_valid" type_name="AVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_r_payload_last" type_name="RLAST_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_b_payload_id" type_name="BID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_arw_ready" type_name="AREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_w_payload_last" type_name="WLAST_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_b_ready" type_name="BREADY_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_arw_payload_id" type_name="AID_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_w_payload_strb" type_name="WSTRB_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_r_payload_resp" type_name="RRESP_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_r_payload_data" type_name="RDATA_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_arw_payload_len" type_name="ALEN_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_b_valid" type_name="BVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_arw_payload_size" type_name="ASIZE_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_arw_payload_lock" type_name="ALOCK_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_arw_payload_burst" type_name="ABURST_0" is_bus="true"/>
                <efxpt:pin name="io_ddrB_r_valid" type_name="RVALID_0" is_bus="false"/>
                <efxpt:pin name="io_memoryClk" type_name="ACLK_0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="io_ddrB_w_valid" type_name="WVALID_0" is_bus="false"/>
                <efxpt:pin name="io_ddrB_r_payload_id" type_name="RID_0" is_bus="true"/>
            </efxpt:gen_pin_target0>
            <efxpt:gen_pin_target1>
                <efxpt:pin name="io_ddrA_b_payload_id" type_name="BID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_ready" type_name="RREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_last" type_name="RLAST_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_id" type_name="AID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_valid" type_name="AVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_b_ready" type_name="BREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_w_ready" type_name="WREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_w_payload_last" type_name="WLAST_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_addr" type_name="AADDR_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_valid" type_name="WVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_lock" type_name="ALOCK_1" is_bus="true"/>
                <efxpt:pin name="io_memoryClk" type_name="ACLK_1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="io_ddrA_arw_ready" type_name="AREADY_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_arw_payload_size" type_name="ASIZE_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_payload_resp" type_name="RRESP_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_burst" type_name="ABURST_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_strb" type_name="WSTRB_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_data" type_name="WDATA_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_write" type_name="ATYPE_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_id" type_name="RID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_w_payload_id" type_name="WID_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_r_valid" type_name="RVALID_1" is_bus="false"/>
                <efxpt:pin name="io_ddrA_r_payload_data" type_name="RDATA_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_arw_payload_len" type_name="ALEN_1" is_bus="true"/>
                <efxpt:pin name="io_ddrA_b_valid" type_name="BVALID_1" is_bus="false"/>
            </efxpt:gen_pin_target1>
            <efxpt:gen_pin_config>
                <efxpt:pin name="ddr_inst1_CFG_RST_N" type_name="RSTN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SCL_IN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SDA_IN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SDA_OEN" is_bus="false"/>
                <efxpt:pin name="ddr_inst1_CFG_SEQ_START" type_name="CFG_SEQ_START" is_bus="false"/>
                <efxpt:pin name="ddr_inst1_CFG_SEQ_RST" type_name="CFG_SEQ_RST" is_bus="false"/>
            </efxpt:gen_pin_config>
            <efxpt:cs_fpga>
                <efxpt:param name="FPGA_ITERM" value="120" value_type="str"/>
                <efxpt:param name="FPGA_OTERM" value="34" value_type="str"/>
            </efxpt:cs_fpga>
            <efxpt:cs_memory>
                <efxpt:param name="RTT_NOM" value="Disable" value_type="str"/>
                <efxpt:param name="CL" value="RL=6/WL=3" value_type="str"/>
                <efxpt:param name="MEM_OTERM" value="40" value_type="str"/>
            </efxpt:cs_memory>
            <efxpt:cs_memory_timing>
                <efxpt:param name="tRFC" value="130.000" value_type="float"/>
                <efxpt:param name="tRTP" value="10.000" value_type="float"/>
                <efxpt:param name="tRC" value="60.000" value_type="float"/>
                <efxpt:param name="tRCD" value="18.000" value_type="float"/>
                <efxpt:param name="tWTR" value="10.000" value_type="float"/>
                <efxpt:param name="tRRD" value="10.000" value_type="float"/>
                <efxpt:param name="tRP" value="18.000" value_type="float"/>
                <efxpt:param name="tREFI" value="3.900" value_type="float"/>
                <efxpt:param name="tFAW" value="50.000" value_type="float"/>
                <efxpt:param name="tRAS" value="42.000" value_type="float"/>
            </efxpt:cs_memory_timing>
            <efxpt:cs_control>
                <efxpt:param name="EN_AUTO_PWR_DN" value="Off" value_type="str"/>
                <efxpt:param name="EN_AUTO_SELF_REF" value="No" value_type="str"/>
                <efxpt:param name="AMAP" value="ROW-COL_HIGH-BANK-COL_LOW" value_type="str"/>
            </efxpt:cs_control>
            <efxpt:cs_gate_delay>
                <efxpt:param name="EN_DLY_OVR" value="Yes" value_type="str"/>
                <efxpt:param name="GATE_C_DLY" value="3" value_type="int"/>
                <efxpt:param name="GATE_F_DLY" value="91" value_type="int"/>
            </efxpt:cs_gate_delay>
        </efxpt:ddr>
    </efxpt:ddr_info>
</efxpt:design_db>
