
*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23952 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port dp is not allowed [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.777 ; gain = 110.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sources_1/new/System.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDCounter' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/BCDCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDCounter' (1#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/BCDCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RSinglePulser' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/RSinglePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/RSinglePulser.v:39]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RSinglePulser' (3#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/RSinglePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDivArray' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
	Parameter NUMBER bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (4#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivArray' (5#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/ClockDivArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'QuadSevenSeg' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegDecoder' [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegDecoder' (6#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/SegDecoder.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:64]
INFO: [Synth 8-6155] done synthesizing module 'QuadSevenSeg' (7#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/QuadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'System' (8#1) [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/sources_1/new/System.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.559 ; gain = 144.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.559 ; gain = 144.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.559 ; gain = 144.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.srcs/constrs_1/imports/vivado_workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.109 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.109 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 819.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 37    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RSinglePulser 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module QuadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module BCDCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design System has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.109 ; gain = 485.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |    18|
|3     |LUT2 |    17|
|4     |LUT3 |    27|
|5     |LUT4 |    17|
|6     |LUT5 |     6|
|7     |LUT6 |    19|
|8     |FDRE |    75|
|9     |IBUF |    11|
|10    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   204|
|2     |  clkArr                  |ClockDivArray    |    34|
|3     |    \genblk1[0].fdiv      |ClockDiv         |     2|
|4     |    \genblk1[10].fdiv     |ClockDiv_31      |     2|
|5     |    \genblk1[11].fdiv     |ClockDiv_32      |     2|
|6     |    \genblk1[12].fdiv     |ClockDiv_33      |     2|
|7     |    \genblk1[13].fdiv     |ClockDiv_34      |     2|
|8     |    \genblk1[14].fdiv     |ClockDiv_35      |     2|
|9     |    \genblk1[15].fdiv     |ClockDiv_36      |     2|
|10    |    \genblk1[16].fdiv     |ClockDiv_37      |     2|
|11    |    \genblk1[1].fdiv      |ClockDiv_38      |     2|
|12    |    \genblk1[2].fdiv      |ClockDiv_39      |     2|
|13    |    \genblk1[3].fdiv      |ClockDiv_40      |     2|
|14    |    \genblk1[4].fdiv      |ClockDiv_41      |     2|
|15    |    \genblk1[5].fdiv      |ClockDiv_42      |     2|
|16    |    \genblk1[6].fdiv      |ClockDiv_43      |     2|
|17    |    \genblk1[7].fdiv      |ClockDiv_44      |     2|
|18    |    \genblk1[8].fdiv      |ClockDiv_45      |     2|
|19    |    \genblk1[9].fdiv      |ClockDiv_46      |     2|
|20    |  \genblk1[0].bcdcounter  |BCDCounter       |    10|
|21    |  \genblk1[0].rspD        |RSinglePulser    |     7|
|22    |    dff1                  |DFF_29           |     2|
|23    |    dff2                  |DFF_30           |     1|
|24    |  \genblk1[0].rspU        |RSinglePulser_0  |     8|
|25    |    dff1                  |DFF_27           |     2|
|26    |    dff2                  |DFF_28           |     2|
|27    |  \genblk1[1].bcdcounter  |BCDCounter_1     |    12|
|28    |  \genblk1[1].rspD        |RSinglePulser_2  |     7|
|29    |    dff1                  |DFF_25           |     2|
|30    |    dff2                  |DFF_26           |     1|
|31    |  \genblk1[1].rspU        |RSinglePulser_3  |     8|
|32    |    dff1                  |DFF_23           |     2|
|33    |    dff2                  |DFF_24           |     2|
|34    |  \genblk1[2].bcdcounter  |BCDCounter_4     |    11|
|35    |  \genblk1[2].rspD        |RSinglePulser_5  |     7|
|36    |    dff1                  |DFF_21           |     2|
|37    |    dff2                  |DFF_22           |     1|
|38    |  \genblk1[2].rspU        |RSinglePulser_6  |     8|
|39    |    dff1                  |DFF_19           |     2|
|40    |    dff2                  |DFF_20           |     2|
|41    |  \genblk1[3].bcdcounter  |BCDCounter_7     |    10|
|42    |  \genblk1[3].rspD        |RSinglePulser_8  |     7|
|43    |    dff1                  |DFF_17           |     2|
|44    |    dff2                  |DFF_18           |     1|
|45    |  \genblk1[3].rspU        |RSinglePulser_9  |     8|
|46    |    dff1                  |DFF_15           |     2|
|47    |    dff2                  |DFF_16           |     2|
|48    |  quadSeg                 |QuadSevenSeg     |    19|
|49    |  rspSet0                 |RSinglePulser_10 |    15|
|50    |    dff1                  |DFF_13           |     2|
|51    |    dff2                  |DFF_14           |     9|
|52    |  rspSet9                 |RSinglePulser_11 |     8|
|53    |    dff1                  |DFF              |     2|
|54    |    dff2                  |DFF_12           |     2|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 834.574 ; gain = 159.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.574 ; gain = 501.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 836.621 ; gain = 516.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/vivado_workspace/lab_3/lab_3.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 11:22:15 2020...
