var searchData=
[
  ['l’i2c_0',['3.2 Configuration du CODEC par l’I2C',['../md__r_e_a_d_m_e.html#autotoc_md35',1,'']]],
  ['lar_1',['LAR',['../group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5',1,'ITM_Type::LAR'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gae3a3197c7be6ce07b50fd87cbb02f319',1,'TPI_Type::LAR'],['../group___c_m_s_i_s__core___debug_functions.html#ga4b8037802a3b25e367f0977d86f754ad',1,'DWT_Type::LAR']]],
  ['latency_2',['FLASH Latency',['../group___f_l_a_s_h___latency.html',1,'']]],
  ['lcd_5fclr_5fsofc_3',['LCD_CLR_SOFC',['../group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fsofc_5fmsk_4',['LCD_CLR_SOFC_Msk',['../group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fuddc_5',['LCD_CLR_UDDC',['../group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fuddc_5fmsk_6',['LCD_CLR_UDDC_Msk',['../group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_7',['LCD_CR_BIAS',['../group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5f0_8',['LCD_CR_BIAS_0',['../group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5f1_9',['LCD_CR_BIAS_1',['../group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5fmsk_10',['LCD_CR_BIAS_Msk',['../group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbufen_11',['LCD_CR_BUFEN',['../group___peripheral___registers___bits___definition.html#gaaaeff7f8027fada7917c43baf2ca9b9b',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbufen_5fmsk_12',['LCD_CR_BUFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga68fb73bc882d8e8436dddc060c8797cf',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_13',['LCD_CR_DUTY',['../group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f0_14',['LCD_CR_DUTY_0',['../group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f1_15',['LCD_CR_DUTY_1',['../group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f2_16',['LCD_CR_DUTY_2',['../group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5fmsk_17',['LCD_CR_DUTY_Msk',['../group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5flcden_18',['LCD_CR_LCDEN',['../group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5flcden_5fmsk_19',['LCD_CR_LCDEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fmux_5fseg_20',['LCD_CR_MUX_SEG',['../group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fmux_5fseg_5fmsk_21',['LCD_CR_MUX_SEG_Msk',['../group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fvsel_22',['LCD_CR_VSEL',['../group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fvsel_5fmsk_23',['LCD_CR_VSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_24',['LCD_FCR_BLINK',['../group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5f0_25',['LCD_FCR_BLINK_0',['../group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5f1_26',['LCD_FCR_BLINK_1',['../group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5fmsk_27',['LCD_FCR_BLINK_Msk',['../group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_28',['LCD_FCR_BLINKF',['../group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f0_29',['LCD_FCR_BLINKF_0',['../group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f1_30',['LCD_FCR_BLINKF_1',['../group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f2_31',['LCD_FCR_BLINKF_2',['../group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5fmsk_32',['LCD_FCR_BLINKF_Msk',['../group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_33',['LCD_FCR_CC',['../group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f0_34',['LCD_FCR_CC_0',['../group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f1_35',['LCD_FCR_CC_1',['../group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f2_36',['LCD_FCR_CC_2',['../group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5fmsk_37',['LCD_FCR_CC_Msk',['../group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_38',['LCD_FCR_DEAD',['../group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f0_39',['LCD_FCR_DEAD_0',['../group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f1_40',['LCD_FCR_DEAD_1',['../group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f2_41',['LCD_FCR_DEAD_2',['../group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5fmsk_42',['LCD_FCR_DEAD_Msk',['../group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdiv_43',['LCD_FCR_DIV',['../group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdiv_5fmsk_44',['LCD_FCR_DIV_Msk',['../group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fhd_45',['LCD_FCR_HD',['../group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fhd_5fmsk_46',['LCD_FCR_HD_Msk',['../group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_47',['LCD_FCR_PON',['../group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f0_48',['LCD_FCR_PON_0',['../group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f1_49',['LCD_FCR_PON_1',['../group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f2_50',['LCD_FCR_PON_2',['../group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5fmsk_51',['LCD_FCR_PON_Msk',['../group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fps_52',['LCD_FCR_PS',['../group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fps_5fmsk_53',['LCD_FCR_PS_Msk',['../group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fsofie_54',['LCD_FCR_SOFIE',['../group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fsofie_5fmsk_55',['LCD_FCR_SOFIE_Msk',['../group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fuddie_56',['LCD_FCR_UDDIE',['../group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fuddie_5fmsk_57',['LCD_FCR_UDDIE_Msk',['../group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890',1,'stm32l476xx.h']]],
  ['lcd_5firqn_58',['LCD_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568',1,'stm32l476xx.h']]],
  ['lcd_5fram_5fsegment_5fdata_59',['LCD_RAM_SEGMENT_DATA',['../group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca',1,'stm32l476xx.h']]],
  ['lcd_5fram_5fsegment_5fdata_5fmsk_60',['LCD_RAM_SEGMENT_DATA_Msk',['../group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fens_61',['LCD_SR_ENS',['../group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fens_5fmsk_62',['LCD_SR_ENS_Msk',['../group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5ffcrsr_63',['LCD_SR_FCRSR',['../group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5ffcrsr_5fmsk_64',['LCD_SR_FCRSR_Msk',['../group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5frdy_65',['LCD_SR_RDY',['../group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5frdy_5fmsk_66',['LCD_SR_RDY_Msk',['../group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fsof_67',['LCD_SR_SOF',['../group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fsof_5fmsk_68',['LCD_SR_SOF_Msk',['../group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudd_69',['LCD_SR_UDD',['../group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudd_5fmsk_70',['LCD_SR_UDD_Msk',['../group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudr_71',['LCD_SR_UDR',['../group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudr_5fmsk_72',['LCD_SR_UDR_Msk',['../group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a',1,'stm32l476xx.h']]],
  ['lcd_5ftypedef_73',['LCD_TypeDef',['../struct_l_c_d___type_def.html',1,'']]],
  ['lckr_74',['LCKR',['../struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e',1,'GPIO_TypeDef']]],
  ['le_20codec_20audio_20sgtl5000_75',['3 Le CODEC Audio SGTL5000',['../md__r_e_a_d_m_e.html#autotoc_md33',1,'']]],
  ['le_20gpio_20expander_20et_20le_20vu_20metre_76',['2. Le GPIO Expander et le VU-Metre',['../md__r_e_a_d_m_e.html#autotoc_md30',1,'']]],
  ['le_20vu_20metre_77',['2. Le GPIO Expander et le VU-Metre',['../md__r_e_a_d_m_e.html#autotoc_md30',1,'']]],
  ['legacy_20purpose_78',['legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['length_79',['Length',['../group___s_p_i___c_r_c__length.html',1,'SPI CRC Length'],['../group___t_i_m___d_m_a___burst___length.html',1,'TIM DMA Burst Length'],['../group___u_a_r_t_ex___wake_up___address___length.html',1,'UARTEx WakeUp Address Length'],['../group___u_a_r_t_ex___word___length.html',1,'UARTEx Word Length']]],
  ['level_80',['Level',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html',1,'FLASH Option Bytes User BOR Level'],['../group___s_a_i___block___fifo___status___level.html',1,'SAI Block Fifo Status Level'],['../group___s_p_i__reception__fifo__status__level.html',1,'SPI Reception FIFO Status Level'],['../group___s_p_i__transmission__fifo__status__level.html',1,'SPI Transmission FIFO Status Level']]],
  ['level_81',['level',['../group___d_m_a___priority__level.html',1,'DMA Priority level'],['../group___t_i_m___lock__level.html',1,'TIM Lock level']]],
  ['level_20inversion_82',['Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['level_20type_83',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['levels_84',['Programmable Voltage Detection levels',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['library_5fconfiguration_5fsection_85',['Library_configuration_section',['../group___library__configuration__section.html',1,'']]],
  ['license_86',['License',['../md__drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_license.html',1,'']]],
  ['lin_20break_20detection_87',['UART LIN Break Detection',['../group___u_a_r_t___l_i_n___break___detection.html',1,'']]],
  ['line_88',['Line',['../group___e_x_t_i___line.html',1,'EXTI Line'],['../struct_e_x_t_i___handle_type_def.html#a6a2875051ad4276be5322ffa99e12566',1,'EXTI_HandleTypeDef::Line'],['../struct_e_x_t_i___config_type_def.html#a19ad88703f9ac13e8a741afdba86f6af',1,'EXTI_ConfigTypeDef::Line']]],
  ['line_89',['line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'PWR PVD event line'],['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'PWR PVD external interrupt line'],['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html',1,'RCC LSE CSS external interrupt line']]],
  ['lines_90',['lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'PWR PVM event lines'],['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'PWR PVM external interrupts lines']]],
  ['list_91',['Deprecated List',['../deprecated.html',1,'']]],
  ['ll_20fmc_20aliased_20defines_20maintained_20for_20compatibility_20purpose_92',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['ll_20fsmc_20aliased_20defines_20maintained_20for_20legacy_20purpose_93',['LL FSMC Aliased Defines maintained for legacy purpose',['../group___l_l___f_s_m_c___aliased___defines.html',1,'']]],
  ['ll_5fcpuid_5fgetconstant_94',['LL_CPUID_GetConstant',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga787f8b30eaa7a4c304fd5784daa98d6c',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetimplementer_95',['LL_CPUID_GetImplementer',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga648a5236b7fa08786086fcc4ce42b4b9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetparno_96',['LL_CPUID_GetParNo',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#gac98fd56ad9162c3f372004bd07038bdb',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetrevision_97',['LL_CPUID_GetRevision',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga7372821defd92c49ea4563da407acd01',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetvariant_98',['LL_CPUID_GetVariant',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga1f843da5f8524bace7fcf8dcce7996cb',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fgetflashsize_99',['LL_GetFlashSize',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga0e8379766a1799f3c5fedadaa2b0c47e',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetpackagetype_100',['LL_GetPackageType',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#gadac3ab6581c114d1ce31034f80b49249',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword0_101',['LL_GetUID_Word0',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga3a0b557447143f41b93a7fa45270b5b8',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword1_102',['LL_GetUID_Word1',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga67007778e77a6fafc8a1fc440dc208b2',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword2_103',['LL_GetUID_Word2',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#gaa15df2bc902d392f67ee9873943d4904',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fhandler_5fdisablefault_104',['LL_HANDLER_DisableFault',['../group___c_o_r_t_e_x___l_l___e_f___h_a_n_d_l_e_r.html#ga8b6826c996c587651a651a6138c44e1e',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5fenablefault_105',['LL_HANDLER_EnableFault',['../group___c_o_r_t_e_x___l_l___e_f___h_a_n_d_l_e_r.html#ga904eb6ce46a723dd47b468241c6b0a2c',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fbus_106',['LL_HANDLER_FAULT_BUS',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#ga115d536ac8df55563b54b89397fdf465',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fmem_107',['LL_HANDLER_FAULT_MEM',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#ga6d126af175425807712344e17d75152b',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fusg_108',['LL_HANDLER_FAULT_USG',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#gadbac946ab3d6ddf6e039f892f15777d9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5finittick_109',['LL_InitTick',['../group___u_t_i_l_s___l_l___e_f___d_e_l_a_y.html#ga170d1d651b46544daf571fb6b4e3b850',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5flpm_5fdisableeventonpend_110',['LL_LPM_DisableEventOnPend',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gaf4ebb8351f09676067aa0ce1fe08321b',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fdisablesleeponexit_111',['LL_LPM_DisableSleepOnExit',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#ga88768c6c5f53de30a647123241451eb9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenabledeepsleep_112',['LL_LPM_EnableDeepSleep',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#ga37d70238e98ca1214e3fe4113b119474',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenableeventonpend_113',['LL_LPM_EnableEventOnPend',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gaf1c01ae00b4a13c5b6531f82a9677b90',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenablesleep_114',['LL_LPM_EnableSleep',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gab55eabc37e5abe00df558c0ba1c37508',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenablesleeponexit_115',['LL_LPM_EnableSleepOnExit',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gabb2b2648dff19d88209af8761fc34c30',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fclksource_5fhclk_116',['LL_SYSTICK_CLKSOURCE_HCLK',['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html#gaa92530d2f2cd8ce785297e4aed960ff0',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fclksource_5fhclk_5fdiv8_117',['LL_SYSTICK_CLKSOURCE_HCLK_DIV8',['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html#gab13c4588c1b1a8b867541a4ad928d205',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fdisableit_118',['LL_SYSTICK_DisableIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga11d0d066050805c9e8d24718d8a15e4d',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fenableit_119',['LL_SYSTICK_EnableIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga770fac4394ddde9a53e1a236c81538f0',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fgetclksource_120',['LL_SYSTICK_GetClkSource',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga2cfeb1396db13a9fbc208cc659064b19',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fisactivecounterflag_121',['LL_SYSTICK_IsActiveCounterFlag',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gaf5dfb37d859552753594f9cc66431ba6',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fisenabledit_122',['LL_SYSTICK_IsEnabledIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gab34484042fd5a82aa80ba94223b6fbde',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fsetclksource_123',['LL_SYSTICK_SetClkSource',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gaaf98ae8e0298b44c5d58a3ba9ef358f7',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5futils_5fclkinittypedef_124',['LL_UTILS_ClkInitTypeDef',['../struct_l_l___u_t_i_l_s___clk_init_type_def.html',1,'']]],
  ['ll_5futils_5fhsebypass_5foff_125',['LL_UTILS_HSEBYPASS_OFF',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html#ga4aab0968739934c6560805bcf222e1fe',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fhsebypass_5fon_126',['LL_UTILS_HSEBYPASS_ON',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html#ga2053b398a3829ad616af6f1a732dbdd4',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fbga132_127',['LL_UTILS_PACKAGETYPE_BGA132',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga7849a24dbf474db5034d67bac180caa6',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp100_128',['LL_UTILS_PACKAGETYPE_LQFP100',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga020e7c1e82f91902bf4093deb831d003',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp100_5fdsi_129',['LL_UTILS_PACKAGETYPE_LQFP100_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga940431bf1dfc4fab41ca3fdc2fe1cefc',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp144_5fcsp72_130',['LL_UTILS_PACKAGETYPE_LQFP144_CSP72',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gacede1e201856bf182936580ab1575e1d',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp144_5fdsi_131',['LL_UTILS_PACKAGETYPE_LQFP144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga08bbe3ae6dc2e2dcf7f34e9a7e135d8a',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp48_132',['LL_UTILS_PACKAGETYPE_LQFP48',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gaa16a15f4a202ade3965c491bc29545d2',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp64_133',['LL_UTILS_PACKAGETYPE_LQFP64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga38042cafe8d211a2807c485fbcf84644',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga100_134',['LL_UTILS_PACKAGETYPE_UFBGA100',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga2b15523f3f1952044581025116a5c271',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga144_5fdsi_135',['LL_UTILS_PACKAGETYPE_UFBGA144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga9db4a7cbb9d70b90b0a6fffe6a5b4f56',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga169_5fcsp115_136',['LL_UTILS_PACKAGETYPE_UFBGA169_CSP115',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga1360d1d999bda839b93d337969cc1cdf',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga169_5fdsi_137',['LL_UTILS_PACKAGETYPE_UFBGA169_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga35571b028d676db96299a0034f1febea',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga64_138',['LL_UTILS_PACKAGETYPE_UFBGA64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gab96d13b626286095261274af2cc90626',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufqfpn32_139',['LL_UTILS_PACKAGETYPE_UFQFPN32',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga16d82a00fd32a2c9c01c72e5c317eee8',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufqfpn48_140',['LL_UTILS_PACKAGETYPE_UFQFPN48',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga51af7680248107e329d4d938e1f49b95',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp144_5fdsi_141',['LL_UTILS_PACKAGETYPE_WLCSP144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga113938c52048f5601ce5f5b4a7fc34c9',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp49_142',['LL_UTILS_PACKAGETYPE_WLCSP49',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga7278d66c2b9051357da6a1a769c460ae',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp64_143',['LL_UTILS_PACKAGETYPE_WLCSP64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gac8a500459e4561dd297bdc9ce0cbb1e9',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpllinittypedef_144',['LL_UTILS_PLLInitTypeDef',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html',1,'']]],
  ['load_145',['LOAD',['../group___c_m_s_i_s__core___debug_functions.html#ga4780a489256bb9f54d0ba8ed4de191cd',1,'SysTick_Type']]],
  ['local_20interconnection_20network_20mode_146',['UART Local Interconnection Network mode',['../group___u_a_r_t___l_i_n.html',1,'']]],
  ['lock_147',['Lock',['../struct_____d_m_a___handle_type_def.html#a005e867f695aa4b85aca665af7345b51',1,'__DMA_HandleTypeDef::Lock'],['../struct_____i2_c___handle_type_def.html#a96ba2c1a4eee1bbbe791b29e81c4c013',1,'__I2C_HandleTypeDef::Lock'],['../struct_____s_a_i___handle_type_def.html#a0618c6ee0d6f7d735bf33619aeffbd30',1,'__SAI_HandleTypeDef::Lock'],['../struct_____s_p_i___handle_type_def.html#aa13d993a0b9b0ea6a07e5a77eeaf394e',1,'__SPI_HandleTypeDef::Lock'],['../struct_____t_i_m___handle_type_def.html#af036df32c7e2440fb06776293db7c624',1,'__TIM_HandleTypeDef::Lock'],['../struct_____u_a_r_t___handle_type_def.html#a203cf57913d43137feeb4fe24fe38af2',1,'__UART_HandleTypeDef::Lock']]],
  ['lock_20level_148',['TIM Lock level',['../group___t_i_m___lock__level.html',1,'']]],
  ['locklevel_149',['LockLevel',['../struct_t_i_m___break_dead_time_config_type_def.html#ab00ae9fa5c6daa6319883863dee6e40a',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['low_20power_20mode_150',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['low_20speed_20clock_20source_151',['Low Speed Clock Source',['../group___r_c_c_ex___l_s_c_o___clock___source.html',1,'']]],
  ['lpotr_152',['LPOTR',['../struct_o_p_a_m_p___type_def.html#a285131c897741d5290937f8f4f297e08',1,'OPAMP_TypeDef']]],
  ['lptim_20aliased_20defines_20maintained_20for_20legacy_20purpose_153',['HAL LPTIM Aliased Defines maintained for legacy purpose',['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'']]],
  ['lptim_20aliased_20macros_20maintained_20for_20legacy_20purpose_154',['HAL LPTIM Aliased Macros maintained for legacy purpose',['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'']]],
  ['lptim1_20clock_20source_155',['LPTIM1 Clock Source',['../group___r_c_c_ex___l_p_t_i_m1___clock___source.html',1,'']]],
  ['lptim1_5firqn_156',['LPTIM1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6',1,'stm32l476xx.h']]],
  ['lptim1clockselection_157',['Lptim1ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lptim2_20clock_20source_158',['LPTIM2 Clock Source',['../group___r_c_c_ex___l_p_t_i_m2___clock___source.html',1,'']]],
  ['lptim2_5fbase_159',['LPTIM2_BASE',['../group___peripheral__memory__map.html#ga74dc5e8a0008c0e16598591753b71b17',1,'stm32l476xx.h']]],
  ['lptim2_5firqn_160',['LPTIM2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b',1,'stm32l476xx.h']]],
  ['lptim2clockselection_161',['Lptim2ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a639cb3f5a120fb7a835e452431994afb',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lptim_5farr_5farr_162',['LPTIM_ARR_ARR',['../group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb',1,'stm32l476xx.h']]],
  ['lptim_5farr_5farr_5fmsk_163',['LPTIM_ARR_ARR_Msk',['../group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_164',['LPTIM_CFGR_CKFLT',['../group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5f0_165',['LPTIM_CFGR_CKFLT_0',['../group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5f1_166',['LPTIM_CFGR_CKFLT_1',['../group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5fmsk_167',['LPTIM_CFGR_CKFLT_Msk',['../group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_168',['LPTIM_CFGR_CKPOL',['../group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5f0_169',['LPTIM_CFGR_CKPOL_0',['../group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5f1_170',['LPTIM_CFGR_CKPOL_1',['../group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5fmsk_171',['LPTIM_CFGR_CKPOL_Msk',['../group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcksel_172',['LPTIM_CFGR_CKSEL',['../group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcksel_5fmsk_173',['LPTIM_CFGR_CKSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcountmode_174',['LPTIM_CFGR_COUNTMODE',['../group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcountmode_5fmsk_175',['LPTIM_CFGR_COUNTMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fenc_176',['LPTIM_CFGR_ENC',['../group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fenc_5fmsk_177',['LPTIM_CFGR_ENC_Msk',['../group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpreload_178',['LPTIM_CFGR_PRELOAD',['../group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpreload_5fmsk_179',['LPTIM_CFGR_PRELOAD_Msk',['../group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_180',['LPTIM_CFGR_PRESC',['../group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f0_181',['LPTIM_CFGR_PRESC_0',['../group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f1_182',['LPTIM_CFGR_PRESC_1',['../group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f2_183',['LPTIM_CFGR_PRESC_2',['../group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5fmsk_184',['LPTIM_CFGR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftimout_185',['LPTIM_CFGR_TIMOUT',['../group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftimout_5fmsk_186',['LPTIM_CFGR_TIMOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_187',['LPTIM_CFGR_TRGFLT',['../group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5f0_188',['LPTIM_CFGR_TRGFLT_0',['../group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5f1_189',['LPTIM_CFGR_TRGFLT_1',['../group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5fmsk_190',['LPTIM_CFGR_TRGFLT_Msk',['../group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_191',['LPTIM_CFGR_TRIGEN',['../group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5f0_192',['LPTIM_CFGR_TRIGEN_0',['../group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5f1_193',['LPTIM_CFGR_TRIGEN_1',['../group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5fmsk_194',['LPTIM_CFGR_TRIGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_195',['LPTIM_CFGR_TRIGSEL',['../group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f0_196',['LPTIM_CFGR_TRIGSEL_0',['../group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f1_197',['LPTIM_CFGR_TRIGSEL_1',['../group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f2_198',['LPTIM_CFGR_TRIGSEL_2',['../group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5fmsk_199',['LPTIM_CFGR_TRIGSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwave_200',['LPTIM_CFGR_WAVE',['../group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwave_5fmsk_201',['LPTIM_CFGR_WAVE_Msk',['../group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwavpol_202',['LPTIM_CFGR_WAVPOL',['../group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwavpol_5fmsk_203',['LPTIM_CFGR_WAVPOL_Msk',['../group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7',1,'stm32l476xx.h']]],
  ['lptim_5fcmp_5fcmp_204',['LPTIM_CMP_CMP',['../group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f',1,'stm32l476xx.h']]],
  ['lptim_5fcmp_5fcmp_5fmsk_205',['LPTIM_CMP_CMP_Msk',['../group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394',1,'stm32l476xx.h']]],
  ['lptim_5fcnt_5fcnt_206',['LPTIM_CNT_CNT',['../group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae',1,'stm32l476xx.h']]],
  ['lptim_5fcnt_5fcnt_5fmsk_207',['LPTIM_CNT_CNT_Msk',['../group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fcntstrt_208',['LPTIM_CR_CNTSTRT',['../group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fcntstrt_5fmsk_209',['LPTIM_CR_CNTSTRT_Msk',['../group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fenable_210',['LPTIM_CR_ENABLE',['../group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fenable_5fmsk_211',['LPTIM_CR_ENABLE_Msk',['../group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fsngstrt_212',['LPTIM_CR_SNGSTRT',['../group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fsngstrt_5fmsk_213',['LPTIM_CR_SNGSTRT_Msk',['../group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrmcf_214',['LPTIM_ICR_ARRMCF',['../group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrmcf_5fmsk_215',['LPTIM_ICR_ARRMCF_Msk',['../group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrokcf_216',['LPTIM_ICR_ARROKCF',['../group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrokcf_5fmsk_217',['LPTIM_ICR_ARROKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpmcf_218',['LPTIM_ICR_CMPMCF',['../group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpmcf_5fmsk_219',['LPTIM_ICR_CMPMCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpokcf_220',['LPTIM_ICR_CMPOKCF',['../group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpokcf_5fmsk_221',['LPTIM_ICR_CMPOKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fdowncf_222',['LPTIM_ICR_DOWNCF',['../group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fdowncf_5fmsk_223',['LPTIM_ICR_DOWNCF_Msk',['../group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fexttrigcf_224',['LPTIM_ICR_EXTTRIGCF',['../group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fexttrigcf_5fmsk_225',['LPTIM_ICR_EXTTRIGCF_Msk',['../group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fupcf_226',['LPTIM_ICR_UPCF',['../group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fupcf_5fmsk_227',['LPTIM_ICR_UPCF_Msk',['../group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrmie_228',['LPTIM_IER_ARRMIE',['../group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrmie_5fmsk_229',['LPTIM_IER_ARRMIE_Msk',['../group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrokie_230',['LPTIM_IER_ARROKIE',['../group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrokie_5fmsk_231',['LPTIM_IER_ARROKIE_Msk',['../group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpmie_232',['LPTIM_IER_CMPMIE',['../group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpmie_5fmsk_233',['LPTIM_IER_CMPMIE_Msk',['../group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpokie_234',['LPTIM_IER_CMPOKIE',['../group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpokie_5fmsk_235',['LPTIM_IER_CMPOKIE_Msk',['../group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fdownie_236',['LPTIM_IER_DOWNIE',['../group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fdownie_5fmsk_237',['LPTIM_IER_DOWNIE_Msk',['../group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fexttrigie_238',['LPTIM_IER_EXTTRIGIE',['../group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fexttrigie_5fmsk_239',['LPTIM_IER_EXTTRIGIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fupie_240',['LPTIM_IER_UPIE',['../group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fupie_5fmsk_241',['LPTIM_IER_UPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrm_242',['LPTIM_ISR_ARRM',['../group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrm_5fmsk_243',['LPTIM_ISR_ARRM_Msk',['../group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrok_244',['LPTIM_ISR_ARROK',['../group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrok_5fmsk_245',['LPTIM_ISR_ARROK_Msk',['../group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpm_246',['LPTIM_ISR_CMPM',['../group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpm_5fmsk_247',['LPTIM_ISR_CMPM_Msk',['../group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpok_248',['LPTIM_ISR_CMPOK',['../group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpok_5fmsk_249',['LPTIM_ISR_CMPOK_Msk',['../group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fdown_250',['LPTIM_ISR_DOWN',['../group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fdown_5fmsk_251',['LPTIM_ISR_DOWN_Msk',['../group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fexttrig_252',['LPTIM_ISR_EXTTRIG',['../group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fexttrig_5fmsk_253',['LPTIM_ISR_EXTTRIG_Msk',['../group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fup_254',['LPTIM_ISR_UP',['../group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fup_5fmsk_255',['LPTIM_ISR_UP_Msk',['../group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_256',['LPTIM_OR_OR',['../group___peripheral___registers___bits___definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5f0_257',['LPTIM_OR_OR_0',['../group___peripheral___registers___bits___definition.html#gaa9be41dfe8310f51f1db3554b438adff',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5f1_258',['LPTIM_OR_OR_1',['../group___peripheral___registers___bits___definition.html#ga686096d3d97e19825b09f8804d9aae99',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5fmsk_259',['LPTIM_OR_OR_Msk',['../group___peripheral___registers___bits___definition.html#ga09277ff64d91eb2fdf28cbd8ebcc98e4',1,'stm32l476xx.h']]],
  ['lptim_5ftypedef_260',['LPTIM_TypeDef',['../struct_l_p_t_i_m___type_def.html',1,'']]],
  ['lptr_261',['LPTR',['../struct_q_u_a_d_s_p_i___type_def.html#aaa464abb172a98c828d889240bde0fc9',1,'QUADSPI_TypeDef']]],
  ['lpuart1_20clock_20source_262',['LPUART1 Clock Source',['../group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html',1,'']]],
  ['lpuart1_5firqn_263',['LPUART1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a',1,'stm32l476xx.h']]],
  ['lpuart1clockselection_264',['Lpuart1ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#aedf7d9667b60b41d77913dd78c5e0228',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lpuart_3a_265',['LPUART:',['../struct_u_a_r_t___init_type_def.html#autotoc_md19',1,'']]],
  ['lsb_20position_20in_20cr1_20register_266',['LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['lsb_20position_20in_20cr2_20register_267',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['lsb_20transmission_268',['SPI MSB LSB Transmission',['../group___s_p_i___m_s_b___l_s_b__transmission.html',1,'']]],
  ['lsb_20transmission_269',['SAI Block MSB LSB transmission',['../group___s_a_i___block___m_s_b___l_s_b__transmission.html',1,'']]],
  ['lse_20config_270',['LSE Config',['../group___r_c_c___l_s_e___config.html',1,'']]],
  ['lse_20css_20external_20interrupt_20line_271',['RCC LSE CSS external interrupt line',['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html',1,'']]],
  ['lse_20drive_20config_272',['LSE Drive Config',['../group___r_c_c___l_s_e_drive___config.html',1,'']]],
  ['lse_5fstartup_5ftimeout_273',['LSE_STARTUP_TIMEOUT',['../stm32l4xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462',1,'stm32l4xx_hal_conf.h']]],
  ['lse_5fvalue_274',['LSE_VALUE',['../stm32l4xx__hal__conf_8h.html#a7bbb9d19e5189a6ccd0fb6fa6177d20d',1,'stm32l4xx_hal_conf.h']]],
  ['lsestate_275',['LSEState',['../struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea',1,'RCC_OscInitTypeDef']]],
  ['lsi_20config_276',['LSI Config',['../group___r_c_c___l_s_i___config.html',1,'']]],
  ['lsi_5fstartup_5ftime_277',['LSI_STARTUP_TIME',['../group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7',1,'stm32l476xx.h']]],
  ['lsi_5fvalue_278',['LSI_VALUE',['../stm32l4xx__hal__conf_8h.html#a4872023e65449c0506aac3ea6bec99e9',1,'stm32l4xx_hal_conf.h']]],
  ['lsistate_279',['LSIState',['../struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0',1,'RCC_OscInitTypeDef']]],
  ['lsr_280',['LSR',['../group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8',1,'ITM_Type::LSR'],['../group___c_m_s_i_s__core___debug_functions.html#ga4281befcc19ee69afdd50801cb1c9bcf',1,'DWT_Type::LSR'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gaf5373794b1c024b28a2a59a9eab6498e',1,'TPI_Type::LSR']]],
  ['lsucnt_281',['LSUCNT',['../group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1',1,'DWT_Type']]],
  ['ltdc_20aliased_20functions_20maintained_20for_20legacy_20purpose_282',['HAL LTDC Aliased Functions maintained for legacy purpose',['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'']]],
  ['ltdc_20aliased_20macros_20maintained_20for_20legacy_20purpose_283',['HAL LTDC Aliased Macros maintained for legacy purpose',['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'']]]
];
