// Seed: 3214212466
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  reg id_3 = 1;
  supply1 id_4 = id_0, id_5;
  wire id_6, id_7, id_8, id_9, id_10;
  id_11 :
  assert property (@(posedge id_0 == 1 or posedge 1) {id_11, 1})
  else;
  wire id_12;
  initial id_3 = #id_13 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output wand id_7
);
  wor  id_9 = id_9;
  time id_10;
  assign id_9 = 1;
  module_0(
      id_6, id_5
  );
endmodule
