// Seed: 3258883380
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
  wire id_2;
  wor  id_3 = -1 ** id_2 - -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd18,
    parameter id_8  = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  output wire _id_8;
  output wire id_7;
  output wire id_6;
  output tri0 id_5;
  output wire id_4;
  output reg id_3;
  output logic [7:0] id_2;
  input logic [7:0] id_1;
  assign id_3 = -1;
  module_0 modCall_1 ();
  logic [1 : id_8] _id_17 = ~id_9;
  assign id_4 = id_1[id_17==id_17];
  assign id_2[id_17] = id_1;
  always @(id_1 or 1 or posedge -1) begin : LABEL_0
    id_3#(
        .id_17(1),
        .id_1 (-1)
    ) = #id_18 -1 ==? -1 - id_9[-1'b0];
  end
  wire id_19;
  assign id_5 = 1 ? id_19 : -1'b0 + id_17;
endmodule
