<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>evalPos</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.647</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>423</Best-caseLatency>
            <Average-caseLatency>423</Average-caseLatency>
            <Worst-caseLatency>423</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.115 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.115 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.115 us</Worst-caseRealTimeLatency>
            <Interval-min>424</Interval-min>
            <Interval-max>424</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:4</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>5</DSP>
            <FF>1193</FF>
            <LUT>1364</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>evalPos</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>board_address0</name>
            <Object>board</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>board_ce0</name>
            <Object>board</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>board_q0</name>
            <Object>board</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>color</name>
            <Object>color</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>profile</name>
            <Object>profile</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_address0</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_ce0</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_we0</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_d0</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_q0</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_address1</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_ce1</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_we1</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_d1</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rawMoveCount_q1</name>
            <Object>rawMoveCount</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pm_2_address0</name>
            <Object>pm_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pm_2_ce0</name>
            <Object>pm_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pm_2_q0</name>
            <Object>pm_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_ap_vld</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>evalPos</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_evalPos_Pipeline_VITIS_LOOP_12_1_fu_76</InstName>
                    <ModuleName>evalPos_Pipeline_VITIS_LOOP_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>76</ID>
                    <BindInstances>add_ln12_fu_163_p2 sub_ln16_fu_230_p2 fsub_32ns_32ns_32_5_full_dsp_1_U1 mul_6ns_8ns_13_1_1_U6 fsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fsub_32ns_32ns_32_5_full_dsp_1_U1</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>evalPos_Pipeline_VITIS_LOOP_12_1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>416</Best-caseLatency>
                    <Average-caseLatency>416</Average-caseLatency>
                    <Worst-caseLatency>416</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>416</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>414</Latency>
                        <AbsoluteTimeLatency>2.070 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1121</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1292</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_163_p2" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_230_p2" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_12_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="a"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U6" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_12_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="b_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_12_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_12_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="temp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_12_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="centralityValue_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>evalPos</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.647</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>423</Best-caseLatency>
                    <Average-caseLatency>423</Average-caseLatency>
                    <Worst-caseLatency>423</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.115 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.115 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.115 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:4</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1193</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1364</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="board" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="board_address0" name="board_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="board_ce0" name="board_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="board_q0" name="board_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="color" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="color" name="color" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="profile" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="profile" name="profile" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rawMoveCount" index="3" direction="unused" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rawMoveCount_address0" name="rawMoveCount_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_ce0" name="rawMoveCount_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_we0" name="rawMoveCount_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_d0" name="rawMoveCount_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_q0" name="rawMoveCount_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="rawMoveCount_address1" name="rawMoveCount_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_ce1" name="rawMoveCount_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_we1" name="rawMoveCount_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_d1" name="rawMoveCount_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="rawMoveCount_q1" name="rawMoveCount_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pm_2" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="pm_2_address0" name="pm_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pm_2_ce0" name="pm_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pm_2_q0" name="pm_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="res" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="res" name="res" usage="data" direction="out"/>
                <hwRef type="port" interface="res_ap_vld" name="res_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="board_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="board_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>board_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="board"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="board_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="board_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>board_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="board"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="color" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="color">DATA</portMap>
            </portMaps>
            <ports>
                <port>color</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="color"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="profile" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="profile">DATA</portMap>
            </portMaps>
            <ports>
                <port>profile</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="profile"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="rawMoveCount_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="rawMoveCount_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rawMoveCount_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="rawMoveCount_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="rawMoveCount_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rawMoveCount_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rawMoveCount_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>rawMoveCount_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="rawMoveCount"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pm_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="pm_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pm_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pm_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pm_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="pm_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pm_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pm_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="res">DATA</portMap>
            </portMaps>
            <ports>
                <port>res</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="res"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="board_address0">out, 6</column>
                    <column name="board_q0">in, 32</column>
                    <column name="pm_2_address0">out, 1</column>
                    <column name="pm_2_q0">in, 32</column>
                    <column name="rawMoveCount_address0">out, 6</column>
                    <column name="rawMoveCount_address1">out, 6</column>
                    <column name="rawMoveCount_d0">out, 32</column>
                    <column name="rawMoveCount_d1">out, 32</column>
                    <column name="rawMoveCount_q0">in, 32</column>
                    <column name="rawMoveCount_q1">in, 32</column>
                    <column name="res">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="color">ap_none, in, 32</column>
                    <column name="profile">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="board">in, int*</column>
                    <column name="color">in, int*</column>
                    <column name="profile">in, int*</column>
                    <column name="rawMoveCount">unused, int*</column>
                    <column name="pm_2">in, int*</column>
                    <column name="res">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="board">board_address0, port, offset</column>
                    <column name="board">board_ce0, port, </column>
                    <column name="board">board_q0, port, </column>
                    <column name="color">color, port, </column>
                    <column name="profile">profile, port, </column>
                    <column name="rawMoveCount">rawMoveCount_address0, port, offset</column>
                    <column name="rawMoveCount">rawMoveCount_ce0, port, </column>
                    <column name="rawMoveCount">rawMoveCount_we0, port, </column>
                    <column name="rawMoveCount">rawMoveCount_d0, port, </column>
                    <column name="rawMoveCount">rawMoveCount_q0, port, </column>
                    <column name="rawMoveCount">rawMoveCount_address1, port, offset</column>
                    <column name="rawMoveCount">rawMoveCount_ce1, port, </column>
                    <column name="rawMoveCount">rawMoveCount_we1, port, </column>
                    <column name="rawMoveCount">rawMoveCount_d1, port, </column>
                    <column name="rawMoveCount">rawMoveCount_q1, port, </column>
                    <column name="pm_2">pm_2_address0, port, offset</column>
                    <column name="pm_2">pm_2_ce0, port, </column>
                    <column name="pm_2">pm_2_q0, port, </column>
                    <column name="res">res, port, </column>
                    <column name="res">res_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

