# DisplayPort_Verlilog
A Verilog implementation of DisplayPort protocol for FPGAs

DisplayPort is quite a complex protocol. This is a minimal Verilog implementation in the Verilog Language
Hopefully this will inspire others to improve on this.
