read_verilog ../top.v
synth_ice40 -dffe_min_ce_use 2
write_verilog synth.v
