{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665135791905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665135791911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 04:43:11 2022 " "Processing started: Fri Oct 07 04:43:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665135791911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135791911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab53 -c lab53 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab53 -c lab53" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135791911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665135792444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665135792444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Lab 5/Workspace/files/ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Lab 5/Workspace/files/testbench.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Lab 5/Workspace/files/test_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab 5/workspace/files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798180 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798180 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Lab 5/Workspace/files/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/sr2mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/sr2mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR2MUX_ " "Found entity 1: SR2MUX_" {  } { { "Lab 5/Workspace/files/SR2MUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SR2MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/sr1mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/sr1mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX_ " "Found entity 1: SR1MUX_" {  } { { "Lab 5/Workspace/files/SR1MUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SR1MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "Lab 5/Workspace/files/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab 5/workspace/files/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Lab 5/Workspace/files/SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset_Val Reset_val slc3.sv(30) " "Verilog HDL Declaration information at slc3.sv(30): object \"Reset_Val\" differs only in case from object \"Reset_val\" in the same scope" {  } { { "Lab 5/Workspace/files/slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Lab 5/Workspace/files/slc3.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/regfile_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/regfile_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_ " "Found entity 1: REGFILE_" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Lab 5/Workspace/files/Reg_16.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux PCMUX_.sv(2) " "Verilog HDL Declaration information at PCMUX_.sv(2): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/pcmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/pcmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX_ " "Found entity 1: PCMUX_" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/pc_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/pc_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ " "Found entity 1: PC_" {  } { { "Lab 5/Workspace/files/PC_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PC_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_81.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_81.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_81 " "Found entity 1: MUX_81" {  } { { "Lab 5/Workspace/files/MUX_81.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_81.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_41.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "Lab 5/Workspace/files/MUX_41.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_21 " "Found entity 1: MUX_21" {  } { { "Lab 5/Workspace/files/MUX_21.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MUX_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MIO_EN mio_en MIO_EN_.sv(2) " "Verilog HDL Declaration information at MIO_EN_.sv(2): object \"MIO_EN\" differs only in case from object \"mio_en\" in the same scope" {  } { { "Lab 5/Workspace/files/MIO_EN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MIO_EN_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mio_en_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mio_en_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIO_EN_ " "Found entity 1: MIO_EN_" {  } { { "Lab 5/Workspace/files/MIO_EN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MIO_EN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Lab 5/Workspace/files/memory_contents.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Lab 5/Workspace/files/Mem2IO.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mdr_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mdr_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_ " "Found entity 1: MDR_" {  } { { "Lab 5/Workspace/files/MDR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MDR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/mar_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/mar_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_ " "Found entity 1: MAR_" {  } { { "Lab 5/Workspace/files/MAR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/MAR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Lab 5/Workspace/files/ISDU.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ISDU.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ir_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ir_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_ " "Found entity 1: IR_" {  } { { "Lab 5/Workspace/files/IR_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/IR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Lab 5/Workspace/files/Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "Lab 5/Workspace/files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665135798279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Lab 5/Workspace/files/HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/drmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/drmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX_ " "Found entity 1: DRMUX_" {  } { { "Lab 5/Workspace/files/DRMUX_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/DRMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/decoder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/decoder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ " "Found entity 1: DECODER_" {  } { { "Lab 5/Workspace/files/DECODER_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/DECODER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS bus datapath.sv(19) " "Verilog HDL Declaration information at datapath.sv(19): object \"BUS\" differs only in case from object \"bus\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ADDER addr_adder datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ADDR_ADDER\" differs only in case from object \"addr_adder\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665135798294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Lab 5/Workspace/files/datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/bus_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/bus_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_ " "Found entity 1: BUS_" {  } { { "Lab 5/Workspace/files/BUS_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BUS_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/ben_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/ben_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_ " "Found entity 1: BEN_" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/alu_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/alu_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ " "Found entity 1: ALU_" {  } { { "Lab 5/Workspace/files/ALU_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ALU_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5/workspace/files/addr_adder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 5/workspace/files/addr_adder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_ADDER_ " "Found entity 1: ADDR_ADDER_" {  } { { "Lab 5/Workspace/files/ADDR_ADDER_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ADDR_ADDER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_sramtop " "Elaborating entity \"slc3_sramtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665135798430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "slc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "hex_drivers\[0\]" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "d0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX_ slc3:slc\|datapath:d0\|DRMUX_:drmux " "Elaborating entity \"DRMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|DRMUX_:drmux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "drmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX_ slc3:slc\|datapath:d0\|SR1MUX_:sr1mux " "Elaborating entity \"SR1MUX_\" for hierarchy \"slc3:slc\|datapath:d0\|SR1MUX_:sr1mux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "sr1mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE_ slc3:slc\|datapath:d0\|REGFILE_:regfile " "Elaborating entity \"REGFILE_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "regfile" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder " "Elaborating entity \"DECODER_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "decoder" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0 " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "reg_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_81 slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A " "Elaborating entity \"MUX_81\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A\"" {  } { { "Lab 5/Workspace/files/REGFILE_.sv" "to_ALU_A" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/REGFILE_.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ slc3:slc\|datapath:d0\|ALU_:alu " "Elaborating entity \"ALU_\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_:alu\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "alu" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX_ slc3:slc\|datapath:d0\|PCMUX_:pcmux " "Elaborating entity \"PCMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux " "Elaborating entity \"MUX_41\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux\"" {  } { { "Lab 5/Workspace/files/PCMUX_.sv" "pcmux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/PCMUX_.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ slc3:slc\|datapath:d0\|PC_:pc " "Elaborating entity \"PC_\" for hierarchy \"slc3:slc\|datapath:d0\|PC_:pc\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "pc" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_21 slc3:slc\|datapath:d0\|MUX_21:miomux " "Elaborating entity \"MUX_21\" for hierarchy \"slc3:slc\|datapath:d0\|MUX_21:miomux\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "miomux" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_ slc3:slc\|datapath:d0\|MDR_:mdr " "Elaborating entity \"MDR_\" for hierarchy \"slc3:slc\|datapath:d0\|MDR_:mdr\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "mdr" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_ slc3:slc\|datapath:d0\|MAR_:mar " "Elaborating entity \"MAR_\" for hierarchy \"slc3:slc\|datapath:d0\|MAR_:mar\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "mar" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ slc3:slc\|datapath:d0\|IR_:ir " "Elaborating entity \"IR_\" for hierarchy \"slc3:slc\|datapath:d0\|IR_:ir\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "ir" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_ slc3:slc\|datapath:d0\|BUS_:bus " "Elaborating entity \"BUS_\" for hierarchy \"slc3:slc\|datapath:d0\|BUS_:bus\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "bus" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_ADDER_ slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder " "Elaborating entity \"ADDR_ADDER_\" for hierarchy \"slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "addr_adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_ slc3:slc\|datapath:d0\|BEN_:ben " "Elaborating entity \"BEN_\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_:ben\"" {  } { { "Lab 5/Workspace/files/datapath.sv" "ben" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "memory_subsystem" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "Lab 5/Workspace/files/slc3.sv" "state_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instantiateram Instantiateram:instaRam " "Elaborating entity \"Instantiateram\" for hierarchy \"Instantiateram:instaRam\"" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "instaRam" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instantiateram.sv(51) " "Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "Lab 5/Workspace/files/Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/Instantiateram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665135798559 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(119) " "Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "Lab 5/Workspace/files/SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/SLC3_2.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665135798562 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "ram0" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "Lab 5/Workspace/files/ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "Lab 5/Workspace/files/ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665135798676 ""}  } { { "Lab 5/Workspace/files/ram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665135798676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hag1 " "Found entity 1: altsyncram_hag1" {  } { { "db/altsyncram_hag1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/db/altsyncram_hag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665135798719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135798719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hag1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated " "Elaborating entity \"altsyncram_hag1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135798721 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|P " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|P\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135798890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|N " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|N\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135798890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|Z " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|Z\" feeding internal logic into a wire" {  } { { "Lab 5/Workspace/files/BEN_.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665135798890 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665135798890 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665135799337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[3\] GND " "Pin \"SR1MUX_Outval\[3\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[4\] GND " "Pin \"SR1MUX_Outval\[4\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[5\] GND " "Pin \"SR1MUX_Outval\[5\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[6\] GND " "Pin \"SR1MUX_Outval\[6\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[7\] GND " "Pin \"SR1MUX_Outval\[7\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[8\] GND " "Pin \"SR1MUX_Outval\[8\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[9\] GND " "Pin \"SR1MUX_Outval\[9\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[10\] GND " "Pin \"SR1MUX_Outval\[10\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[11\] GND " "Pin \"SR1MUX_Outval\[11\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[12\] GND " "Pin \"SR1MUX_Outval\[12\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[13\] GND " "Pin \"SR1MUX_Outval\[13\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[14\] GND " "Pin \"SR1MUX_Outval\[14\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[15\] GND " "Pin \"SR1MUX_Outval\[15\]\" is stuck at GND" {  } { { "Lab 5/Workspace/files/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab5.3/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665135799718 "|slc3_sramtop|SR1MUX_Outval[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665135799718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665135799764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665135800470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab5.3/output_files/lab53.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135800513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665135800630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665135800630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1148 " "Implemented 1148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665135800704 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665135800704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "984 " "Implemented 984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665135800704 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665135800704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665135800704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665135800718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 04:43:20 2022 " "Processing ended: Fri Oct 07 04:43:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665135800718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665135800718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665135800718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665135800718 ""}
