/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.2-1.221" *)
module top(atc_sensor, iptg_sensor, xylose_sensor, yfp_output, rfp_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.20-1.30" *)
  input atc_sensor;
  wire atc_sensor;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.32-1.43" *)
  input iptg_sensor;
  wire iptg_sensor;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.86-1.96" *)
  output rfp_output;
  wire rfp_output;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.45-1.58" *)
  input xylose_sensor;
  wire xylose_sensor;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_3d2037c72a164df4a8d9fa2b3de57aa8.v:1.67-1.77" *)
  output yfp_output;
  wire yfp_output;
  \$_NOT_  _06_ (
    .A(atc_sensor),
    .Y(_02_)
  );
  \$_NOT_  _07_ (
    .A(iptg_sensor),
    .Y(_03_)
  );
  \$_NOT_  _08_ (
    .A(xylose_sensor),
    .Y(_04_)
  );
  \$_NOR_  _09_ (
    .A(_02_),
    .B(iptg_sensor),
    .Y(_05_)
  );
  \$_NOR_  _10_ (
    .A(atc_sensor),
    .B(_03_),
    .Y(_00_)
  );
  \$_NOR_  _11_ (
    .A(_05_),
    .B(_00_),
    .Y(_01_)
  );
  \$_NOT_  _12_ (
    .A(_01_),
    .Y(yfp_output)
  );
  \$_NOR_  _13_ (
    .A(_04_),
    .B(_01_),
    .Y(rfp_output)
  );
endmodule
