<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>My Project: SPI Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li class="current"><a href="modules.html"><span>模块</span></a></li>
      <li><a href="annotated.html"><span>类</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#define-members">宏定义</a> &#124;
<a href="#func-members">函数</a>  </div>
  <div class="headertitle">
<div class="title">SPI Defines<div class="ingroups"><a class="el" href="group__STM32F0xx__defines.html">STM32F0xx Defines</a> &#124; <a class="el" href="group__STM32F1xx__defines.html">STM32F1xx Defines</a> &#124; <a class="el" href="group__STM32F2xx__defines.html">STM32F2xx Defines</a> &#124; <a class="el" href="group__STM32F3xx__defines.html">STM32F3xx Defines</a> &#124; <a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a> &#124; <a class="el" href="group__STM32L1xx__defines.html">STM32L1xx Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F0xx SPI</b>  
<a href="#details">更多...</a></p>
<div class="dynheader">
SPI Defines 的协作图:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__spi__defines.png" border="0" alt="" usemap="#group____spi____defines"/>
<map name="group____spi____defines" id="group____spi____defines">
<area shape="rect" id="node1" href="group__STM32F4xx__defines.html" title="Defined Constants and Types for the STM32F4xx series. " alt="" coords="5,31,148,57"/>
<area shape="rect" id="node2" href="group__STM32F3xx__defines.html" title="Defined Constants and Types for the STM32F3xx series. " alt="" coords="5,81,148,108"/>
<area shape="rect" id="node3" href="group__STM32F2xx__defines.html" title="Defined Constants and Types for the STM32F2xx series. " alt="" coords="5,132,148,159"/>
<area shape="rect" id="node4" href="group__STM32F1xx__defines.html" title="Defined Constants and Types for the STM32F1xx series. " alt="" coords="5,183,148,209"/>
<area shape="rect" id="node5" href="group__spi__reg__base.html" title="SPI Register base address" alt="" coords="337,5,516,32"/>
<area shape="rect" id="node6" href="group__spi__dff.html" title="SPI data frame format" alt="" coords="351,56,502,83"/>
<area shape="rect" id="node7" href="group__spi__cpha.html" title="SPI clock phase" alt="" coords="367,107,486,133"/>
<area shape="rect" id="node10" href="group__spi__lsbfirst.html" title="SPI lsb/msb first" alt="" coords="367,157,487,184"/>
<area shape="rect" id="node12" href="group__spi__cpol.html" title="SPI clock polarity" alt="" coords="364,208,489,235"/>
<area shape="rect" id="node13" href="group__spi__baudrate.html" title="SPI peripheral baud\l rates" alt="" coords="359,259,495,301"/>
<area shape="rect" id="node14" href="group__spi__br__pre.html" title="SPI peripheral baud\l rate prescale values" alt="" coords="355,325,498,366"/>
<area shape="rect" id="node9" href="group__STM32F0xx__defines.html" title="Defined Constants and Types for the STM32F0xx series. " alt="" coords="5,233,148,260"/>
<area shape="rect" id="node11" href="group__STM32L1xx__defines.html" title="Defined Constants and Types for the STM32L1xx series. " alt="" coords="6,284,147,311"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group__spi__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html">SPI Register base address</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__lsbfirst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__lsbfirst.html">SPI lsb/msb first</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__baudrate"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html">SPI peripheral baud rates</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__br__pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html">SPI peripheral baud rate prescale values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__cpol"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpol.html">SPI clock polarity</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__cpha"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpha.html">SPI clock phase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__dff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__dff.html">SPI data frame format</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b22576464ecf00e80edd72c2ecb798f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x00)</td></tr>
<tr class="separator:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d0393e29f8adf23f680d2a76b459b29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_CR1</b>&#160;&#160;&#160;SPI_CR1(SPI1_BASE)</td></tr>
<tr class="separator:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467d258c81d87a99b3886dbeff9656df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga467d258c81d87a99b3886dbeff9656df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_CR1</b>&#160;&#160;&#160;SPI_CR1(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga467d258c81d87a99b3886dbeff9656df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d7b1a18ce06141832046559805e20f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d7b1a18ce06141832046559805e20f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_CR1</b>&#160;&#160;&#160;SPI_CR1(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gac2d7b1a18ce06141832046559805e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cc382fdfc0efda4b928c83b6e4c4cef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x04)</td></tr>
<tr class="separator:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c7183b2ad1bd6be85429e41d946e900"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_CR2</b>&#160;&#160;&#160;SPI_CR2(SPI1_BASE)</td></tr>
<tr class="separator:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac840a4dced50dc6dead2bfee009c94d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac840a4dced50dc6dead2bfee009c94d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_CR2</b>&#160;&#160;&#160;SPI_CR2(SPI2_I2S_BASE)</td></tr>
<tr class="separator:gac840a4dced50dc6dead2bfee009c94d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c75158a81089c083dcdb827222524"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga414c75158a81089c083dcdb827222524"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_CR2</b>&#160;&#160;&#160;SPI_CR2(SPI3_I2S_BASE)</td></tr>
<tr class="separator:ga414c75158a81089c083dcdb827222524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae14de4e25f63b18a43dc0f20bdc4fe8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x08)</td></tr>
<tr class="separator:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b19fcaa36c268e02998a7719d021bac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_SR</b>&#160;&#160;&#160;SPI_SR(SPI1_BASE)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42d844381f1f96dd5d969cccdab12144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_SR</b>&#160;&#160;&#160;SPI_SR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddb5f414fe5235c907a2e9d6e9e4ec77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_SR</b>&#160;&#160;&#160;SPI_SR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e95e2b653dfa3add622205d9cb0ddb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x0c)</td></tr>
<tr class="separator:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac722f03db0bd29ea57a5b434d5959fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_DR</b>&#160;&#160;&#160;SPI_DR(SPI1_BASE)</td></tr>
<tr class="separator:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae234c4d110386ec74b380427405c110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae234c4d110386ec74b380427405c110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_DR</b>&#160;&#160;&#160;SPI_DR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:gaae234c4d110386ec74b380427405c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62f4912609ebf1089a6fc369052cdaf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_DR</b>&#160;&#160;&#160;SPI_DR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9091d955536945bf5a9e0af4c38e7a4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CRCPR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x10)</td></tr>
<tr class="separator:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1e2c60713d6f45ccb7c0c1f6917635c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_CRCPR</b>&#160;&#160;&#160;SPI_CRCPR(SPI1_BASE)</td></tr>
<tr class="separator:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d6f1649bba34828dc2a9182c0f1c505"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_CRCPR</b>&#160;&#160;&#160;SPI_CRCPR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2723f5d1ab581d749307246a365db0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec2723f5d1ab581d749307246a365db0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_CRCPR</b>&#160;&#160;&#160;SPI_CRCPR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gaec2723f5d1ab581d749307246a365db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a17c5b156d743f785ea82a06a3472c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73a17c5b156d743f785ea82a06a3472c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RXCRCR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x14)</td></tr>
<tr class="separator:ga73a17c5b156d743f785ea82a06a3472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d576ce48ac059bca6053613b524186"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15d576ce48ac059bca6053613b524186"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_RXCRCR</b>&#160;&#160;&#160;SPI_RXCRCR(SPI1_BASE)</td></tr>
<tr class="separator:ga15d576ce48ac059bca6053613b524186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1569d55fbf01a9b6f22d0a038b639b30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_RXCRCR</b>&#160;&#160;&#160;SPI_RXCRCR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5ce2fd5346ad1d13553f0159080e2f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_RXCRCR</b>&#160;&#160;&#160;SPI_RXCRCR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9558028fb34815a55a7e1c120293c9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9558028fb34815a55a7e1c120293c9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TXCRCR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x18)</td></tr>
<tr class="separator:gaf9558028fb34815a55a7e1c120293c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eff68f8eb5ccf37b30aa58acf4fb6ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_TXCRCR</b>&#160;&#160;&#160;SPI_TXCRCR(SPI1_BASE)</td></tr>
<tr class="separator:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc21765f27e44275d19453b643fc805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cc21765f27e44275d19453b643fc805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_TXCRCR</b>&#160;&#160;&#160;SPI_TXCRCR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga3cc21765f27e44275d19453b643fc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe5fddcc01d0626a7fb111bd351e2b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_TXCRCR</b>&#160;&#160;&#160;SPI_TXCRCR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247b640af48de1c78e8f84dd253761ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga247b640af48de1c78e8f84dd253761ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x1c)</td></tr>
<tr class="separator:ga247b640af48de1c78e8f84dd253761ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d48b214a986df19f304a656d09c4e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1d48b214a986df19f304a656d09c4e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_I2SCFGR</b>&#160;&#160;&#160;SPI_I2SCFGR(SPI1_BASE)</td></tr>
<tr class="separator:gab1d48b214a986df19f304a656d09c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381b61bab28b1219b50030b13ad63f99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga381b61bab28b1219b50030b13ad63f99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_I2SCFGR</b>&#160;&#160;&#160;SPI_I2SCFGR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga381b61bab28b1219b50030b13ad63f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7696e2020f1d0087b185eea74d031c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7696e2020f1d0087b185eea74d031c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_I2SCFGR</b>&#160;&#160;&#160;SPI_I2SCFGR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:ga7696e2020f1d0087b185eea74d031c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b48431280d8f10a2f1bfb766eb7533b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SPR</b>(spi_base)&#160;&#160;&#160;MMIO32(spi_base + 0x20)</td></tr>
<tr class="separator:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237764a25b899e2dae26488be4da4ce5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga237764a25b899e2dae26488be4da4ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_I2SPR</b>&#160;&#160;&#160;SPI_I2SPR(SPI1_BASE)</td></tr>
<tr class="separator:ga237764a25b899e2dae26488be4da4ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccfa73f6fef029c4cbd24ae2e9dca199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_I2SPR</b>&#160;&#160;&#160;SPI_I2SPR(SPI2_I2S_BASE)</td></tr>
<tr class="separator:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed21bdc035d03562187005913f684848"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed21bdc035d03562187005913f684848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_I2SPR</b>&#160;&#160;&#160;SPI_I2SPR(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gaed21bdc035d03562187005913f684848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd7f003576e8fd1494785fa28ceba66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfd7f003576e8fd1494785fa28ceba66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIMODE_2LINE_UNIDIR</b>&#160;&#160;&#160;(0 &lt;&lt; 15)</td></tr>
<tr class="separator:gadfd7f003576e8fd1494785fa28ceba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cea920dbbd0a9cf4651df5d457d9177"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIMODE_1LINE_BIDIR</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIMODE</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga378953916b7701bd49f063c0366b703f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIOE</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCNEXT</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_RXONLY</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e236047e05106cf1ba7929766311382"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSM</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f154374b58c0234f82ea326cb303a1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSI</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SPE</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_MSTR</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2616a10f5118cdc68fbdf0582481e124"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPOL</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPHA</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f683a1252ccaf625cae1a978989b2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXEIE</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXNEIE</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf18705567de7ab52a62e5ef3ba27418b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_ERRIE</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae94612b95395eff626f5f3d7d28352dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_SSOE</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eee671793983a3bd669c9173b2ce210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXDMAEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf23c590d98279634af05550702a806da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXDMAEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3498df67729ae048dc5f315ef7c16bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_BSY</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8d902302c5eb81ce4a57029de281232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_OVR</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_MODF</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69e543fa9584fd636032a3ee735f750b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_CRCERR</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13d3292e963499c0e9a36869909229e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_UDR</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81bd052f0b2e819ddd6bb16c2292a2de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_CHSIDE</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_TXE</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40e14de547aa06864abcd4b0422d8b48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_RXNE</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae99763414b3c2f11fcfecb1f93eb6701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SMOD</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SE</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46ec31f836507d5efee99dbea641a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a46ec31f836507d5efee99dbea641a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SCFG_LSB</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4a46ec31f836507d5efee99dbea641a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga021b67c5ec104ba218e8d7f4ab85bbe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e2ad733a8f357d0f3e5e7eae4430f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115fb234845cf85ce3f25e74adeabc06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga115fb234845cf85ce3f25e74adeabc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga115fb234845cf85ce3f25e74adeabc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2586d448a7b8b280da97cfa56e30ca0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66a29efc32a31f903e89b7ddcd20857b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_PCMSYNC</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58730be1308b40c92e959bbcc54f3af9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58730be1308b40c92e959bbcc54f3af9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SSTD_LSB</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga58730be1308b40c92e959bbcc54f3af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83935e725d3e35c26b77ea39731cac09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83935e725d3e35c26b77ea39731cac09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SSTD_I2S_PHILLIPS</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga83935e725d3e35c26b77ea39731cac09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c5c1e4e476536930f41dddde0d8a242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68aa7d1012026ecdd5e19fbb8a376093"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae9d7b185114019488a2dc7973d7b98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafae9d7b185114019488a2dc7973d7b98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SSTD_PCM</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gafae9d7b185114019488a2dc7973d7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_CKPOL</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5a1a72c1c2f7a18e4a6847895bc6c74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_DATLEN_LSB</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6761207ad6040842b8e9416295204770"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6761207ad6040842b8e9416295204770"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_DATLEN_16BIT</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6761207ad6040842b8e9416295204770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8f70b297d87dff340508ea00269c83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb8f70b297d87dff340508ea00269c83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_DATLEN_24BIT</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacb8f70b297d87dff340508ea00269c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cd2322c846b9edf21d876d5c4c6e014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_DATLEN_32BIT</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c362b3d703698a7891f032f6b29056f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_CHLEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25669c3686c0c577d2d371ac09200ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SPR_MCKOE</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d6d4136a5ae12f9bd5940324282355a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SPR_ODD</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77ec10f2c95483ec8b4f460401ba101"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae77ec10f2c95483ec8b4f460401ba101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DR8</b>(spi_base)&#160;&#160;&#160;MMIO8(spi_base + 0x0c)</td></tr>
<tr class="separator:gae77ec10f2c95483ec8b4f460401ba101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c65ed66e29b539d9a14e833c491802"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35c65ed66e29b539d9a14e833c491802"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_DR8</b>&#160;&#160;&#160;SPI_DR8(SPI1_BASE)</td></tr>
<tr class="separator:ga35c65ed66e29b539d9a14e833c491802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8cf94759e3be7e95a888bbb3bc3ef2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8cf94759e3be7e95a888bbb3bc3ef2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_DR8</b>&#160;&#160;&#160;SPI_DR8(SPI2_I2S_BASE)</td></tr>
<tr class="separator:ga3f8cf94759e3be7e95a888bbb3bc3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72e26e42994989e86d115ced180c4cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae72e26e42994989e86d115ced180c4cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_DR8</b>&#160;&#160;&#160;SPI_DR8(SPI3_I2S_BASE)</td></tr>
<tr class="separator:gae72e26e42994989e86d115ced180c4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3828b6114d16fada0dea07b902377a5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3828b6114d16fada0dea07b902377a5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCL</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga3828b6114d16fada0dea07b902377a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39deb4ca947b12a999046e9a182c5df7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39deb4ca947b12a999046e9a182c5df7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_LDMA_TX</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga39deb4ca947b12a999046e9a182c5df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7c17fc8f097e728aaff746356d8de3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b7c17fc8f097e728aaff746356d8de3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_LDMA_RX</b>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga4b7c17fc8f097e728aaff746356d8de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02994914afef4270508bc3219db477"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e02994914afef4270508bc3219db477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRXTH</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga6e02994914afef4270508bc3219db477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ac22b3c106ed11cd66cab53ca80ea3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6ac22b3c106ed11cd66cab53ca80ea3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_4BIT</b>&#160;&#160;&#160;(0x3 &lt;&lt; 8)</td></tr>
<tr class="separator:gac6ac22b3c106ed11cd66cab53ca80ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3489b5c590d4d9a35c5d7628e076c381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3489b5c590d4d9a35c5d7628e076c381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_5BIT</b>&#160;&#160;&#160;(0x4 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3489b5c590d4d9a35c5d7628e076c381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e65ead878fc6931d8d5705dd1fb153"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0e65ead878fc6931d8d5705dd1fb153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_6BIT</b>&#160;&#160;&#160;(0x5 &lt;&lt; 8)</td></tr>
<tr class="separator:gaf0e65ead878fc6931d8d5705dd1fb153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f4dda477f97cb4f983a039c3cca582"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17f4dda477f97cb4f983a039c3cca582"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_7BIT</b>&#160;&#160;&#160;(0x6 &lt;&lt; 8)</td></tr>
<tr class="separator:ga17f4dda477f97cb4f983a039c3cca582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1477624af2e50f6ec6f64eb3edc82942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1477624af2e50f6ec6f64eb3edc82942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_8BIT</b>&#160;&#160;&#160;(0x7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga1477624af2e50f6ec6f64eb3edc82942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5208c8007f5e73249a912950803b2f40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5208c8007f5e73249a912950803b2f40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_9BIT</b>&#160;&#160;&#160;(0x8 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5208c8007f5e73249a912950803b2f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57738e200cff901c2249520d6348902"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac57738e200cff901c2249520d6348902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_10BIT</b>&#160;&#160;&#160;(0x9 &lt;&lt; 8)</td></tr>
<tr class="separator:gac57738e200cff901c2249520d6348902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1adfb895458566636e09354858a96a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1adfb895458566636e09354858a96a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_11BIT</b>&#160;&#160;&#160;(0xA &lt;&lt; 8)</td></tr>
<tr class="separator:gab1adfb895458566636e09354858a96a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83792f6295819967ac2d5064ce066b10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83792f6295819967ac2d5064ce066b10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_12BIT</b>&#160;&#160;&#160;(0xB &lt;&lt; 8)</td></tr>
<tr class="separator:ga83792f6295819967ac2d5064ce066b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f8732361558bcba0c6c2166d60da76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5f8732361558bcba0c6c2166d60da76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_13BIT</b>&#160;&#160;&#160;(0xC &lt;&lt; 8)</td></tr>
<tr class="separator:gaa5f8732361558bcba0c6c2166d60da76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf195cd233bc8ead5afb115a1d75bc3f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf195cd233bc8ead5afb115a1d75bc3f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_14BIT</b>&#160;&#160;&#160;(0xD &lt;&lt; 8)</td></tr>
<tr class="separator:gaf195cd233bc8ead5afb115a1d75bc3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ff246f2beef0f54e2edd61567f016d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ff246f2beef0f54e2edd61567f016d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_15BIT</b>&#160;&#160;&#160;(0xE &lt;&lt; 8)</td></tr>
<tr class="separator:gae7ff246f2beef0f54e2edd61567f016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac925cb4499066dd10dbd1eba3ee060"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabac925cb4499066dd10dbd1eba3ee060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_16BIT</b>&#160;&#160;&#160;(0xF &lt;&lt; 8)</td></tr>
<tr class="separator:gabac925cb4499066dd10dbd1eba3ee060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe0744a4f6de1a1d94b27ed231fcb50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fe0744a4f6de1a1d94b27ed231fcb50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_DS_MASK</b>&#160;&#160;&#160;(0xF &lt;&lt; 8)</td></tr>
<tr class="separator:ga2fe0744a4f6de1a1d94b27ed231fcb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e7d9d05424a68e6b02b82280541dbd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_NSSP</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25303e2e8db0ba27d42ccb7a713006b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae25303e2e8db0ba27d42ccb7a713006b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FTLVL_FIFO_EMPTY</b>&#160;&#160;&#160;(0x0 &lt;&lt; 11)</td></tr>
<tr class="separator:gae25303e2e8db0ba27d42ccb7a713006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f429f104120334ca27ca4f75913aeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11f429f104120334ca27ca4f75913aeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FTLVL_QUARTER_FIFO</b>&#160;&#160;&#160;(0x1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga11f429f104120334ca27ca4f75913aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857ca08eaa608d403dffea43d41e7a6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga857ca08eaa608d403dffea43d41e7a6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FTLVL_HALF_FIFO</b>&#160;&#160;&#160;(0x2 &lt;&lt; 11)</td></tr>
<tr class="separator:ga857ca08eaa608d403dffea43d41e7a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ec0feec9d85ca1aec1a7c722f74673"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4ec0feec9d85ca1aec1a7c722f74673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FTLVL_FIFO_FULL</b>&#160;&#160;&#160;(0x3 &lt;&lt; 11)</td></tr>
<tr class="separator:gae4ec0feec9d85ca1aec1a7c722f74673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b4760cc554e7207e0ed0fe7516460b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30b4760cc554e7207e0ed0fe7516460b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRLVL_FIFO_EMPTY</b>&#160;&#160;&#160;(0x0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga30b4760cc554e7207e0ed0fe7516460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5154ec573d83e855d8eeec4e969a11e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5154ec573d83e855d8eeec4e969a11e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRLVL_QUARTER_FIFO</b>&#160;&#160;&#160;(0x1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5154ec573d83e855d8eeec4e969a11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe4df524cfaa4f13e8022bba3b25bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbe4df524cfaa4f13e8022bba3b25bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRLVL_HALF_FIFO</b>&#160;&#160;&#160;(0x2 &lt;&lt; 9)</td></tr>
<tr class="separator:gacbe4df524cfaa4f13e8022bba3b25bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1c503ecf5888ada9c06b9a06bc12c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b1c503ecf5888ada9c06b9a06bc12c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_FRLVL_FIFO_FULL</b>&#160;&#160;&#160;(0x3 &lt;&lt; 9)</td></tr>
<tr class="separator:ga7b1c503ecf5888ada9c06b9a06bc12c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e3f41fa2150831afaac191046087f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRF</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc303987f723bd4d0b8daf13eb7083d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc303987f723bd4d0b8daf13eb7083d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRF_MOTOROLA_MODE</b>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gacc303987f723bd4d0b8daf13eb7083d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8fa5531425075a91e5da35a6f53e2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd8fa5531425075a91e5da35a6f53e2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_FRF_TI_MODE</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gabd8fa5531425075a91e5da35a6f53e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a833b915e27cd63a5fc416d9002472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2a833b915e27cd63a5fc416d9002472"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_TIFRFE</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gac2a833b915e27cd63a5fc416d9002472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_DFF</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
函数</h2></td></tr>
<tr class="memitem:gab21e2f1ba483dcb060f3587dbb661609"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab21e2f1ba483dcb060f3587dbb661609">spi_reset</a> (uint32_t spi_peripheral)</td></tr>
<tr class="memdesc:gab21e2f1ba483dcb060f3587dbb661609"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Reset.  <a href="#gab21e2f1ba483dcb060f3587dbb661609">更多...</a><br /></td></tr>
<tr class="separator:gab21e2f1ba483dcb060f3587dbb661609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">spi_enable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable.  <a href="#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">更多...</a><br /></td></tr>
<tr class="separator:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3a67a664d96e95e80d3308b7d53736e6">spi_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3a67a664d96e95e80d3308b7d53736e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable.  <a href="#ga3a67a664d96e95e80d3308b7d53736e6">更多...</a><br /></td></tr>
<tr class="separator:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf76785dab1741f75d4fc2f03793b57d9">spi_clean_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf76785dab1741f75d4fc2f03793b57d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clean Disable.  <a href="#gaf76785dab1741f75d4fc2f03793b57d9">更多...</a><br /></td></tr>
<tr class="separator:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6c3dfa86916c2c38d4a1957f4704bb47">spi_write</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write.  <a href="#ga6c3dfa86916c2c38d4a1957f4704bb47">更多...</a><br /></td></tr>
<tr class="separator:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">spi_send</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write with Blocking.  <a href="#ga1fcf7661af69bcf8999ae3f6d102fd8b">更多...</a><br /></td></tr>
<tr class="separator:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1bfe6bd4512dc398cb7f680feec01b20">spi_read</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Read.  <a href="#ga1bfe6bd4512dc398cb7f680feec01b20">更多...</a><br /></td></tr>
<tr class="separator:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae453ac946166bc51a42c35738d9d005b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae453ac946166bc51a42c35738d9d005b">spi_xfer</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:gae453ac946166bc51a42c35738d9d005b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write and Read Exchange.  <a href="#gae453ac946166bc51a42c35738d9d005b">更多...</a><br /></td></tr>
<tr class="separator:gae453ac946166bc51a42c35738d9d005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">spi_set_bidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Mode.  <a href="#gaf0088037e6a1aa78a9ed4c4e261a55ac">更多...</a><br /></td></tr>
<tr class="separator:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ed748ce16f85c263594198b702d949"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga25ed748ce16f85c263594198b702d949">spi_set_unidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga25ed748ce16f85c263594198b702d949"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Unidirectional Mode.  <a href="#ga25ed748ce16f85c263594198b702d949">更多...</a><br /></td></tr>
<tr class="separator:ga25ed748ce16f85c263594198b702d949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27f88063c2cb644a2935490d61202c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf27f88063c2cb644a2935490d61202c5">spi_set_bidirectional_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf27f88063c2cb644a2935490d61202c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="#gaf27f88063c2cb644a2935490d61202c5">更多...</a><br /></td></tr>
<tr class="separator:gaf27f88063c2cb644a2935490d61202c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8ad1268a257456a854b960f8aa73b1ce">spi_set_bidirectional_transmit_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8ad1268a257456a854b960f8aa73b1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="#ga8ad1268a257456a854b960f8aa73b1ce">更多...</a><br /></td></tr>
<tr class="separator:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3993016e02c92b696c8661840e602a00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3993016e02c92b696c8661840e602a00">spi_enable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3993016e02c92b696c8661840e602a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the CRC.  <a href="#ga3993016e02c92b696c8661840e602a00">更多...</a><br /></td></tr>
<tr class="separator:ga3993016e02c92b696c8661840e602a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168934fcc518d617447514ca06a48b3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga168934fcc518d617447514ca06a48b3c">spi_disable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga168934fcc518d617447514ca06a48b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the CRC.  <a href="#ga168934fcc518d617447514ca06a48b3c">更多...</a><br /></td></tr>
<tr class="separator:ga168934fcc518d617447514ca06a48b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0f70abf18588bb5bbe24da6457cb9ff7">spi_set_next_tx_from_buffer</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a Data Word.  <a href="#ga0f70abf18588bb5bbe24da6457cb9ff7">更多...</a><br /></td></tr>
<tr class="separator:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">spi_set_next_tx_from_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a CRC Word.  <a href="#gaabd95475b2fe0fab2a7c22c5ae50aa14">更多...</a><br /></td></tr>
<tr class="separator:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bcb5541f2908d16a661b0a6a07014"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga715bcb5541f2908d16a661b0a6a07014">spi_set_dff_8bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga715bcb5541f2908d16a661b0a6a07014"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Data Frame Format to 8 bits.  <a href="#ga715bcb5541f2908d16a661b0a6a07014">更多...</a><br /></td></tr>
<tr class="separator:ga715bcb5541f2908d16a661b0a6a07014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6665731fd5d37e5dfb00f29f859e6c9c">spi_set_dff_16bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Data Frame Format to 16 bits.  <a href="#ga6665731fd5d37e5dfb00f29f859e6c9c">更多...</a><br /></td></tr>
<tr class="separator:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714f48c6586abf8ce6e3e118f6303708"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga714f48c6586abf8ce6e3e118f6303708">spi_set_full_duplex_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga714f48c6586abf8ce6e3e118f6303708"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Full Duplex (3-wire) Mode.  <a href="#ga714f48c6586abf8ce6e3e118f6303708">更多...</a><br /></td></tr>
<tr class="separator:ga714f48c6586abf8ce6e3e118f6303708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaacdf55f39a2de0f53ac356233cc34cbb">spi_set_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers.  <a href="#gaacdf55f39a2de0f53ac356233cc34cbb">更多...</a><br /></td></tr>
<tr class="separator:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4cf9bda5fa58c220e6d45d6a809737c4">spi_disable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Slave Management by Hardware.  <a href="#ga4cf9bda5fa58c220e6d45d6a809737c4">更多...</a><br /></td></tr>
<tr class="separator:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab3cb4176148e6f3602a0b238f32eb83b">spi_enable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gab3cb4176148e6f3602a0b238f32eb83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Slave Management by Software.  <a href="#gab3cb4176148e6f3602a0b238f32eb83b">更多...</a><br /></td></tr>
<tr class="separator:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad86076b9c51c2ce18f844d42053ed8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal High.  <a href="#gad86076b9c51c2ce18f844d42053ed8cc">更多...</a><br /></td></tr>
<tr class="separator:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47838ebf43d91e96b65338b6b0a50786"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga47838ebf43d91e96b65338b6b0a50786">spi_set_nss_low</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga47838ebf43d91e96b65338b6b0a50786"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal Low.  <a href="#ga47838ebf43d91e96b65338b6b0a50786">更多...</a><br /></td></tr>
<tr class="separator:ga47838ebf43d91e96b65338b6b0a50786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9f834ea1e68b2c23a4b0866f96f38578">spi_send_lsb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send LSB First.  <a href="#ga9f834ea1e68b2c23a4b0866f96f38578">更多...</a><br /></td></tr>
<tr class="separator:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19e92c8051fe49e4eac918ee51feeac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae19e92c8051fe49e4eac918ee51feeac">spi_send_msb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae19e92c8051fe49e4eac918ee51feeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send MSB First.  <a href="#gae19e92c8051fe49e4eac918ee51feeac">更多...</a><br /></td></tr>
<tr class="separator:gae19e92c8051fe49e4eac918ee51feeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga69a60fb0cd832d3b9a16ce4411328e64">spi_set_baudrate_prescaler</a> (uint32_t spi, uint8_t baudrate)</td></tr>
<tr class="memdesc:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Baudrate Prescaler.  <a href="#ga69a60fb0cd832d3b9a16ce4411328e64">更多...</a><br /></td></tr>
<tr class="separator:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca8671510322b29ef82b291dec68dc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafca8671510322b29ef82b291dec68dc7">spi_set_master_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafca8671510322b29ef82b291dec68dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Master Mode.  <a href="#gafca8671510322b29ef82b291dec68dc7">更多...</a><br /></td></tr>
<tr class="separator:gafca8671510322b29ef82b291dec68dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae9700a3a5f8301b5b3a8442d257d75dd">spi_set_slave_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Slave Mode.  <a href="#gae9700a3a5f8301b5b3a8442d257d75dd">更多...</a><br /></td></tr>
<tr class="separator:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379382439ed44f061ab6fd4232d47319"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga379382439ed44f061ab6fd4232d47319">spi_set_clock_polarity_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga379382439ed44f061ab6fd4232d47319"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to High when Idle.  <a href="#ga379382439ed44f061ab6fd4232d47319">更多...</a><br /></td></tr>
<tr class="separator:ga379382439ed44f061ab6fd4232d47319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga683b0840af6f7bee227ccb31d57dc36a">spi_set_clock_polarity_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga683b0840af6f7bee227ccb31d57dc36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to Low when Idle.  <a href="#ga683b0840af6f7bee227ccb31d57dc36a">更多...</a><br /></td></tr>
<tr class="separator:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6b278668088bce197d6401787c4e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacd6b278668088bce197d6401787c4e62">spi_set_clock_phase_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gacd6b278668088bce197d6401787c4e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Trailing Edge.  <a href="#gacd6b278668088bce197d6401787c4e62">更多...</a><br /></td></tr>
<tr class="separator:gacd6b278668088bce197d6401787c4e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac01452c132ec4c5ffc5d281d43d975d7">spi_set_clock_phase_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac01452c132ec4c5ffc5d281d43d975d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Leading Edge.  <a href="#gac01452c132ec4c5ffc5d281d43d975d7">更多...</a><br /></td></tr>
<tr class="separator:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c552fab799a9009bc541a3fb41061fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4c552fab799a9009bc541a3fb41061fe">spi_enable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4c552fab799a9009bc541a3fb41061fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Transmit Buffer Empty Interrupt.  <a href="#ga4c552fab799a9009bc541a3fb41061fe">更多...</a><br /></td></tr>
<tr class="separator:ga4c552fab799a9009bc541a3fb41061fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac803fac4d999f49c7ecbda22aa5b7221">spi_disable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac803fac4d999f49c7ecbda22aa5b7221"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Transmit Buffer Empty Interrupt.  <a href="#gac803fac4d999f49c7ecbda22aa5b7221">更多...</a><br /></td></tr>
<tr class="separator:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05d3885fad620fc84d284fc9b42554e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad05d3885fad620fc84d284fc9b42554e">spi_enable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad05d3885fad620fc84d284fc9b42554e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Receive Buffer Ready Interrupt.  <a href="#gad05d3885fad620fc84d284fc9b42554e">更多...</a><br /></td></tr>
<tr class="separator:gad05d3885fad620fc84d284fc9b42554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada77b72d4924b55840e73ed14a325978"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada77b72d4924b55840e73ed14a325978">spi_disable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada77b72d4924b55840e73ed14a325978"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Receive Buffer Ready Interrupt.  <a href="#gada77b72d4924b55840e73ed14a325978">更多...</a><br /></td></tr>
<tr class="separator:gada77b72d4924b55840e73ed14a325978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">spi_enable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Error Interrupt.  <a href="#gaedf50e8ee8ec6f033231a2c49b4ac1a1">更多...</a><br /></td></tr>
<tr class="separator:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84513c1f4d95c7de20b9416447c2148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa84513c1f4d95c7de20b9416447c2148">spi_disable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaa84513c1f4d95c7de20b9416447c2148"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Error Interrupt.  <a href="#gaa84513c1f4d95c7de20b9416447c2148">更多...</a><br /></td></tr>
<tr class="separator:gaa84513c1f4d95c7de20b9416447c2148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada533027af13ff16aceb7daad049c4e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada533027af13ff16aceb7daad049c4e4">spi_enable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada533027af13ff16aceb7daad049c4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Output.  <a href="#gada533027af13ff16aceb7daad049c4e4">更多...</a><br /></td></tr>
<tr class="separator:gada533027af13ff16aceb7daad049c4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8cd024f5b5f4806bbeeec58e8e79162b">spi_disable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Input.  <a href="#ga8cd024f5b5f4806bbeeec58e8e79162b">更多...</a><br /></td></tr>
<tr class="separator:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga74726047b7cad9c11465a3cf4d0fd090">spi_enable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga74726047b7cad9c11465a3cf4d0fd090"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Transmit Transfers via DMA.  <a href="#ga74726047b7cad9c11465a3cf4d0fd090">更多...</a><br /></td></tr>
<tr class="separator:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafc90aaa52298179b5190ee677ac5d4cc">spi_disable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafc90aaa52298179b5190ee677ac5d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Transmit Transfers via DMA.  <a href="#gafc90aaa52298179b5190ee677ac5d4cc">更多...</a><br /></td></tr>
<tr class="separator:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac860af47e3356336e01495554de5e506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac860af47e3356336e01495554de5e506">spi_enable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac860af47e3356336e01495554de5e506"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Receive Transfers via DMA.  <a href="#gac860af47e3356336e01495554de5e506">更多...</a><br /></td></tr>
<tr class="separator:gac860af47e3356336e01495554de5e506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010e94503b79a98060a9920fd8f50806"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga010e94503b79a98060a9920fd8f50806">spi_disable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga010e94503b79a98060a9920fd8f50806"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Receive Transfers via DMA.  <a href="#ga010e94503b79a98060a9920fd8f50806">更多...</a><br /></td></tr>
<tr class="separator:ga010e94503b79a98060a9920fd8f50806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf645e5df76d4db2f14c976984ebb83e"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacf645e5df76d4db2f14c976984ebb83e">spi_set_crcl_8bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gacf645e5df76d4db2f14c976984ebb83e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set CRC length to 8 bits.  <a href="#gacf645e5df76d4db2f14c976984ebb83e">更多...</a><br /></td></tr>
<tr class="separator:gacf645e5df76d4db2f14c976984ebb83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3735b851c421eb116e1e946cc0c7b9c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3735b851c421eb116e1e946cc0c7b9c3">spi_set_crcl_16bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3735b851c421eb116e1e946cc0c7b9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set CRC length to 16 bits.  <a href="#ga3735b851c421eb116e1e946cc0c7b9c3">更多...</a><br /></td></tr>
<tr class="separator:ga3735b851c421eb116e1e946cc0c7b9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285ede0085fb67dd93f5f03835ffd508"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga285ede0085fb67dd93f5f03835ffd508"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>spi_set_data_size</b> (uint32_t spi, uint16_t data_s)</td></tr>
<tr class="separator:ga285ede0085fb67dd93f5f03835ffd508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28610e17dfebd2fb0c51a0d7b462d95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28610e17dfebd2fb0c51a0d7b462d95"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>spi_fifo_reception_threshold_8bit</b> (uint32_t spi)</td></tr>
<tr class="separator:gab28610e17dfebd2fb0c51a0d7b462d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc4ebbea2dc313a7e0f5e3ba3754caf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dc4ebbea2dc313a7e0f5e3ba3754caf"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>spi_fifo_reception_threshold_16bit</b> (uint32_t spi)</td></tr>
<tr class="separator:ga9dc4ebbea2dc313a7e0f5e3ba3754caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3106545d2b06f1a49911a48853a61fbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3106545d2b06f1a49911a48853a61fbe"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>spi_i2s_mode_spi_mode</b> (uint32_t spi)</td></tr>
<tr class="separator:ga3106545d2b06f1a49911a48853a61fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4307af8c6b3812b86dfea621f1f40d37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4307af8c6b3812b86dfea621f1f40d37"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>spi_send8</b> (uint32_t spi, uint8_t data)</td></tr>
<tr class="separator:ga4307af8c6b3812b86dfea621f1f40d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678fc0899ce572786e0ee3f875b80e91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga678fc0899ce572786e0ee3f875b80e91"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>spi_read8</b> (uint32_t spi)</td></tr>
<tr class="separator:ga678fc0899ce572786e0ee3f875b80e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<p><b>Defined Constants and Types for the STM32F0xx SPI</b> </p>
<p><b>Defined Constants and Types for the STM32L1xx SPI</b></p>
<p><b>Defined Constants and Types for the STM32F4xx SPI</b></p>
<p><b>Defined Constants and Types for the STM32F3xx SPI</b></p>
<p><b>Defined Constants and Types for the STM32F2xx SPI</b></p>
<p><b>Defined Constants and Types for the STM32F1xx SPI</b></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>日期</dt><dd>11 July 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>日期</dt><dd>5 December 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a></dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a> </dd></dl>
<h2 class="groupheader">函数说明</h2>
<a class="anchor" id="gaf76785dab1741f75d4fc2f03793b57d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_clean_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clean Disable. </p>
<p>Disable the SPI peripheral according to the procedure in section 23.3.8 of the reference manual. This prevents corruption of any ongoing transfers and prevents the BSY flag from becoming unreliable.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>data Unsigned int16. 8 or 16 bit data from final read. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3a67a664d96e95e80d3308b7d53736e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable. </p>
<p>The SPI peripheral is disabled.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga168934fcc518d617447514ca06a48b3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the CRC. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaa84513c1f4d95c7de20b9416447c2148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Error Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gada77b72d4924b55840e73ed14a325978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_rx_buffer_not_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Receive Buffer Ready Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga010e94503b79a98060a9920fd8f50806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable Receive Transfers via DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4cf9bda5fa58c220e6d45d6a809737c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_software_slave_management </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Slave Management by Hardware. </p>
<p>In slave mode the NSS hardware input is used as a select enable for the slave.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8cd024f5b5f4806bbeeec58e8e79162b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_ss_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the NSS Pin as an Input. </p>
<p>In master mode this allows the master to sense the presence of other masters. If NSS is then pulled low the master is placed into slave mode. In slave mode NSS becomes a slave enable.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac803fac4d999f49c7ecbda22aa5b7221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_tx_buffer_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Transmit Buffer Empty Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafc90aaa52298179b5190ee677ac5d4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable Transmit Transfers via DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga33fbdd2e4f6b876273a2b3f0e05eb6b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable. </p>
<p>The SPI peripheral is enabled.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000006">待办事项:</a></b></dt><dd>Error handling?</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3993016e02c92b696c8661840e602a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the CRC. </p>
<p>The SPI peripheral is set to use a CRC field for transmit and receive.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaedf50e8ee8ec6f033231a2c49b4ac1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Error Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad05d3885fad620fc84d284fc9b42554e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_rx_buffer_not_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Receive Buffer Ready Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac860af47e3356336e01495554de5e506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Receive Transfers via DMA. </p>
<p>This allows received data streams to proceed unattended using DMA to move data from the receive buffer as data becomes available. The DMA channels provided for each SPI peripheral are given in the Technical Manual DMA section.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab3cb4176148e6f3602a0b238f32eb83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_software_slave_management </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Slave Management by Software. </p>
<p>In slave mode the NSS hardware input is replaced by an internal software enable/disable of the slave (<a class="el" href="group__spi__file.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a>).</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gada533027af13ff16aceb7daad049c4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_ss_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the NSS Pin as an Output. </p>
<p>Normally used in master mode to allows the master to place all devices on the SPI bus into slave mode. Multimaster mode is not possible.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4c552fab799a9009bc541a3fb41061fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_tx_buffer_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Transmit Buffer Empty Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga74726047b7cad9c11465a3cf4d0fd090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Transmit Transfers via DMA. </p>
<p>This allows transmissions to proceed unattended using DMA to move data to the transmit buffer as it becomes available. The DMA channels provided for each SPI peripheral are given in the Technical Manual DMA section.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1bfe6bd4512dc398cb7f680feec01b20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Read. </p>
<p>Data is read from the SPI interface after the incoming transfer has finished.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>data Unsigned int16. 8 or 16 bit data. </dd></dl>

</div>
</div>
<a class="anchor" id="gab21e2f1ba483dcb060f3587dbb661609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void spi_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Reset. </p>
<p>The SPI peripheral and all its associated configuration registers are placed in the reset condition. The reset is effected via the RCC peripheral reset system.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_peripheral</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1fcf7661af69bcf8999ae3f6d102fd8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write with Blocking. </p>
<p>Data is written to the SPI interface after the previous write transfer has finished.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9f834ea1e68b2c23a4b0866f96f38578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send_lsb_first </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Send LSB First. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae19e92c8051fe49e4eac918ee51feeac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send_msb_first </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Send MSB First. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga69a60fb0cd832d3b9a16ce4411328e64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_baudrate_prescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>baudrate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Baudrate Prescaler. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000008">待办事项:</a></b></dt><dd>Why is this specification different to the spi_init_master baudrate values?</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baudrate</td><td>Unsigned int8. Baudrate prescale value <a class="el" href="group__spi__br__pre.html">SPI peripheral baud rate prescale values</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf0088037e6a1aa78a9ed4c4e261a55ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Mode. </p>
<p>The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire).</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf27f88063c2cb644a2935490d61202c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_receive_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Receive Only Mode. </p>
<p>The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire), and is placed in a receive state.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8ad1268a257456a854b960f8aa73b1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_transmit_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Receive Only Mode. </p>
<p>The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire), and is placed in a transmit state.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac01452c132ec4c5ffc5d281d43d975d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_phase_0 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Phase to Capture on Leading Edge. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacd6b278668088bce197d6401787c4e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_phase_1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Phase to Capture on Trailing Edge. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga683b0840af6f7bee227ccb31d57dc36a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_polarity_0 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Polarity to Low when Idle. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga379382439ed44f061ab6fd4232d47319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_polarity_1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Polarity to High when Idle. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3735b851c421eb116e1e946cc0c7b9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_crcl_16bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set CRC length to 16 bits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacf645e5df76d4db2f14c976984ebb83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void spi_set_crcl_8bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set CRC length to 8 bits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6665731fd5d37e5dfb00f29f859e6c9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_dff_16bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Data Frame Format to 16 bits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga715bcb5541f2908d16a661b0a6a07014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_dff_8bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Data Frame Format to 8 bits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga714f48c6586abf8ce6e3e118f6303708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_full_duplex_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Full Duplex (3-wire) Mode. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafca8671510322b29ef82b291dec68dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_master_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Master Mode. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0f70abf18588bb5bbe24da6457cb9ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_next_tx_from_buffer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Next Transmit is a Data Word. </p>
<p>The next transmission to take place is a data word from the transmit buffer. This must be called before transmission to distinguish between sending of a data or CRC word.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaabd95475b2fe0fab2a7c22c5ae50aa14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_next_tx_from_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Next Transmit is a CRC Word. </p>
<p>The next transmission to take place is a crc word from the hardware crc unit. This must be called before transmission to distinguish between sending of a data or CRC word.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad86076b9c51c2ce18f844d42053ed8cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_nss_high </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Software NSS Signal High. </p>
<p>In slave mode, and only when software slave management is used, this replaces the NSS signal with a slave select enable signal.</p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000007">待办事项:</a></b></dt><dd>these should perhaps be combined with an SSM enable as it is meaningless otherwise</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga47838ebf43d91e96b65338b6b0a50786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_nss_low </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Software NSS Signal Low. </p>
<p>In slave mode, and only when software slave management is used, this replaces the NSS signal with a slave select disable signal.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaacdf55f39a2de0f53ac356233cc34cbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_receive_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae9700a3a5f8301b5b3a8442d257d75dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_slave_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Slave Mode. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga25ed748ce16f85c263594198b702d949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_unidirectional_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Unidirectional Mode. </p>
<p>The SPI peripheral is set for unidirectional transfers. This is used in full duplex mode or when the SPI is placed in two-wire simplex mode that uses a clock wire and a unidirectional data wire.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6c3dfa86916c2c38d4a1957f4704bb47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write. </p>
<p>Data is written to the SPI interface.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae453ac946166bc51a42c35738d9d005b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_xfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write and Read Exchange. </p>
<p>Data is written to the SPI interface, then a read is done after the incoming transfer has finished.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>data Unsigned int16. 8 or 16 bit data. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
