Flow report for HLSTM_FIXED
Wed Jun 05 14:42:08 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Jun 05 14:42:08 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,480 / 6,272 ( 24 % )                      ;
;     Total combinational functions  ; 1,283 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 660 / 6,272 ( 11 % )                        ;
; Total registers                    ; 660                                         ;
; Total pins                         ; 112 / 177 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; 10CL006YU256C6G                             ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/05/2024 14:41:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; HLSTM_FIXED         ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                               ;
+--------------------------------------------------------------------------------+
Assignment Name : ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES
Value           : Always
Default Value   : Auto
Entity Name     : --
Section Id      : --

Assignment Name : AUTO_RAM_RECOGNITION
Value           : Off
Default Value   : On
Entity Name     : --
Section Id      : --

Assignment Name : AUTO_SHIFT_REGISTER_RECOGNITION
Value           : Off
Default Value   : Auto
Entity Name     : --
Section Id      : --

Assignment Name : COMPILER_SIGNATURE_ID
Value           : 1097638987250.171759126219704
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : CYCLONEII_OPTIMIZATION_TECHNIQUE
Value           : Area
Default Value   : Balanced
Entity Name     : --
Section Id      : --

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_NATIVELINK_SIMULATION_TEST_BENCH
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_OUTPUT_DATA_FORMAT
Value           : Vhdl
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_SIMULATION_TOOL
Value           : ModelSim-Altera (VHDL)
Default Value   : <None>
Entity Name     : --
Section Id      : --

Assignment Name : EDA_TEST_BENCH_ENABLE_STATUS
Value           : TEST_BENCH_MODE
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/nReg.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/in_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_test.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/LUT.vhd
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_gate_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/lut.vhd
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_cell2_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/mytypes.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/in_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/wb_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/nReg.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/network_test.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/mac_pe_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_test
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_gate_tb
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_cell2_tb
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : mac_pe_tb
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TEST_BENCH_NAME
Value           : test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : gate_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : mac_pe_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : LSTM_cell2_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 ns
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 1 us
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 ns
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 us
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 100 ns
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TIME_SCALE
Value           : 1 ps
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : FITTER_EFFORT
Value           : Standard Fit
Default Value   : Auto Fit
Entity Name     : --
Section Id      : --

Assignment Name : PARTITION_COLOR
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : PARTITION_FITTER_PRESERVATION_LEVEL
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : PARTITION_NETLIST_TYPE
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : POWER_BOARD_THERMAL_MODEL
Value           : None (CONSERVATIVE)
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : POWER_PRESET_COOLING_SOLUTION
Value           : 23 MM HEAT SINK WITH 200 LFPM AIRFLOW
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : PROJECT_OUTPUT_DIRECTORY
Value           : output_files
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : ROUTER_CLOCKING_TOPOLOGY_ANALYSIS
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : SMART_RECOMPILE
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : TOP_LEVEL_ENTITY
Value           : network
Default Value   : HLSTM_FIXED
Entity Name     : --
Section Id      : --

Assignment Name : VHDL_INPUT_VERSION
Value           : VHDL_2008
Default Value   : VHDL_1993
Entity Name     : --
Section Id      : --

Assignment Name : VHDL_SHOW_LMF_MAPPING_MESSAGES
Value           : Off
Default Value   : --
Entity Name     : --
Section Id      : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+--------------------------------------------------------------------------------+
Module Name                        : Analysis & Synthesis
Elapsed Time                       : 00:00:30
Average Processors Used            : 1.0
Peak Virtual Memory                : 4848 MB
Total CPU Time (on all processors) : 00:00:15

Module Name                        : Fitter
Elapsed Time                       : 00:00:20
Average Processors Used            : 1.1
Peak Virtual Memory                : 5469 MB
Total CPU Time (on all processors) : 00:00:07

Module Name                        : Assembler
Elapsed Time                       : 00:00:01
Average Processors Used            : 1.0
Peak Virtual Memory                : 4688 MB
Total CPU Time (on all processors) : 00:00:01

Module Name                        : Timing Analyzer
Elapsed Time                       : 00:00:04
Average Processors Used            : 1.3
Peak Virtual Memory                : 4793 MB
Total CPU Time (on all processors) : 00:00:02

Module Name                        : EDA Netlist Writer
Elapsed Time                       : 00:00:00
Average Processors Used            : 1.0
Peak Virtual Memory                : 4649 MB
Total CPU Time (on all processors) : 00:00:01

Module Name                        : Total
Elapsed Time                       : 00:00:55
Average Processors Used            : --
Peak Virtual Memory                : --
Total CPU Time (on all processors) : 00:00:26
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow OS Summary                                                                ;
+--------------------------------------------------------------------------------+
Module Name      : Analysis & Synthesis
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Fitter
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Assembler
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Timing Analyzer
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : EDA Netlist Writer
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64
+--------------------------------------------------------------------------------+



------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_fit --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_asm --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_sta HLSTM_FIXED -c HLSTM_FIXED
quartus_eda --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED



