
*** Running vivado
    with args -log top_systolic_sort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_systolic_sort.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_systolic_sort.tcl -notrace
Command: synth_design -top top_systolic_sort -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1993.848 ; gain = 343.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_systolic_sort' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:4]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:4]
	Parameter DATA_NUM bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:45]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip' (1#1) [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:4]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:41]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 11 connections declared, but only 10 given [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:41]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:71]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 11 connections declared, but only 10 given [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:71]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:71]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 11 connections declared, but only 10 given [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'left_out' does not match port width (16) of module 'systolic_ip' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:61]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'SU' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:56]
WARNING: [Synth 8-7023] instance 'SU' of module 'systolic_ip' has 11 connections declared, but only 10 given [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:56]
INFO: [Synth 8-6157] synthesizing module 'systolic_ip__parameterized0' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:4]
	Parameter DATA_NUM bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:45]
INFO: [Synth 8-6155] done synthesizing module 'systolic_ip__parameterized0' (1#1) [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:4]
WARNING: [Synth 8-7071] port 'right_out' of module 'systolic_ip' is unconnected for instance 'ins_sort' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:32]
WARNING: [Synth 8-7071] port 'tag_left_out' of module 'systolic_ip' is unconnected for instance 'ins_sort' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:32]
WARNING: [Synth 8-7023] instance 'ins_sort' of module 'systolic_ip' has 11 connections declared, but only 9 given [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:32]
WARNING: [Synth 8-3848] Net tag_left_out in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:19]
WARNING: [Synth 8-3848] Net data_in_rEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:33]
WARNING: [Synth 8-3848] Net data_in_lEN in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:33]
WARNING: [Synth 8-3848] Net right_out in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:33]
WARNING: [Synth 8-3848] Net SU[0].DATAright_in in module/entity top_systolic_sort does not have driver. [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:44]
INFO: [Synth 8-6155] done synthesizing module 'top_systolic_sort' (2#1) [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/top_systolic_sort.v:4]
WARNING: [Synth 8-7129] Port tag_left_out in module top_systolic_sort is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.211 ; gain = 399.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.121 ; gain = 417.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.121 ; gain = 417.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2067.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/constrs_1/new/sortcons.xdc]
Finished Parsing XDC File [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/constrs_1/new/sortcons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2203.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.641 ; gain = 553.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.641 ; gain = 553.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2203.641 ; gain = 553.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2203.641 ; gain = 553.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 40    
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port tag_left_out in module top_systolic_sort is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2203.641 ; gain = 553.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2548.965 ; gain = 899.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2587.695 ; gain = 937.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tag_right_out_OBUF with 1st driver pin 'SU[3].SU/tag_reg[1][0]/Q' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tag_right_out_OBUF with 2nd driver pin 'SU[1].SU/tag_reg[1][0]/Q' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tag_right_out_OBUF with 3rd driver pin 'SU[0].SU/tag_reg[1][0]/Q' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:37]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin tag_right_out_OBUF with 4th driver pin 'SU[2].SU/tag_reg[1][0]/Q' [C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.srcs/sources_1/new/systolic_ip.v:37]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    33|
|5     |LUT3   |     6|
|6     |LUT4   |   129|
|7     |LUT5   |    36|
|8     |LUT6   |   260|
|9     |MUXF7  |   128|
|10    |FDRE   |   171|
|11    |FDSE   |     1|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2596.105 ; gain = 809.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2596.105 ; gain = 946.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2607.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2670.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

Synth Design complete, checksum: 4ce39a8
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 22 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2670.199 ; gain = 1259.371
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaote/Desktop/systolic_globalmode/systolic_globalmode.runs/synth_1/top_systolic_sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_systolic_sort_utilization_synth.rpt -pb top_systolic_sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 11:13:56 2023...
