Synthesis report for project mipi_loopback
Generated at: Aug 08, 2022 10:05:35
Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : mipi_loopback_top
### ### File List (begin) ### ### ###
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\debug_top.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\fifo.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\video_gen.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\sw_counter.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\memory.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\mipi_loopback_top.v (verilog_2k)
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\true_dual_port _ram.v
C:/Users\sanas\OneDrive\Documents\GitHub\Effinix_MIPI_Streaming_to_RK3399\uart.vhd
### ### File List (end) ### ### ###

### ### Pre-optimizations and mapping (begin) ### ### ###

Mapping success.
### ### Mapping (end) ### ### ###

### ### Post-optimizations and re-synthesis (begin) ### ### ###

Post-optimizations and re-synthesis success.
### ### Post-optimizations and re-synthesis (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 3
Enable signal <ceg_net1>, number of controlling flip flops: 1
Enable signal <ceg_net5>, number of controlling flip flops: 1
Enable signal <patgen/equal_4/n33>, number of controlling flip flops: 17
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of enable signals: 3
SR signal <patgen/n442>, number of controlling flip flops: 10
SR signal <patgen/n475>, number of controlling flip flops: 9
SR signal <patgen/equal_4/n33>, number of controlling flip flops: 17
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF instance: i[0]_2~FF(unreachable)
FF instance: i[1]~FF(unreachable)
FF instance: i[2]~FF(unreachable)
FF instance: i[3]~FF(unreachable)
FF instance: i[4]~FF(unreachable)
FF instance: i[5]~FF(unreachable)
FF instance: i[6]~FF(unreachable)
FF instance: i[7]~FF(unreachable)
FF instance: i[8]~FF(unreachable)
FF instance: i[9]~FF(unreachable)
FF instance: i[10]~FF(unreachable)
FF instance: i[11]~FF(unreachable)
FF instance: i[12]~FF(unreachable)
FF instance: i[13]~FF(unreachable)
FF instance: i[14]~FF(unreachable)
FF instance: i[15]~FF(unreachable)
FF instance: i[16]~FF(unreachable)
FF instance: i[17]~FF(unreachable)
FF instance: i[18]~FF(unreachable)
FF instance: i[19]~FF(unreachable)
FF instance: i[20]~FF(unreachable)
FF instance: i[21]~FF(unreachable)
FF instance: i[22]~FF(unreachable)
FF instance: i[23]~FF(unreachable)
FF instance: i[24]~FF(unreachable)
FF instance: i[25]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
mipi_loopback_top:mipi_loopback_top                                57(0)        0(0)      121(4)      0(0)      0(0)
+patgen:video_gen(syncPulse_h=80,backPorch_h=50,activeVid...      57(57)        0(0)    117(117)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

      Clock     Flip-Flops   Memory Ports    Multipliers
      -----     ----------   ------------    -----------
 tx_vga_clk             57              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T85F324
project : mipi_loopback
project-xml : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.xml
root : mipi_loopback_top
I : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399
output-dir : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow
work-dir : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/work_syn
write-efx-verilog : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/outflow/mipi_loopback.map.v
binary-db : C:/Users/sanas/OneDrive/Documents/GitHub/Effinix_MIPI_Streaming_to_RK3399/mipi_loopback.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	4
OUTPUT PORTS    : 	108

EFX_LUT4        : 	121
   1-2  Inputs  : 	30
   3    Inputs  : 	35
   4    Inputs  : 	56
EFX_FF          : 	57
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 1s
Elapsed synthesis time : 2s
