library ieee;
use ieee.std_logic_1164.all;

entity TBmsj_y_mem is
end TBmsj_y_mem;

architecture bh of TBmsj_y_mem is

	signal tbenviar: std_logic;
	signal tbselect_msj: std_logic_vector(1 downto 0);
	signal tbend_transmission: std_logic;
	signal tbend_trama: std_logic;
	signal tbmsj_out: std_logic_vector (1 downto 0);
	signal tbsend_interno: std_logic;
	signal tbclk: std_logic;
	signal tbreset_in: std_logic;
	
	component msj_y_mem is
		port( 
				enviar: in std_logic;
				select_msj: in std_logic_vector(1 downto 0);
				end_transmission: in std_logic;
				end_trama: in std_logic;
				msj_out: out std_logic_vector(7 downto 0);
				send_interno: out std_logic;
				clk: in std_logic;
				reset_in: in std_logic
				);
	end component;
	
begin

	dut: msj_y_mem port map(
									enviar => tbenviar,
									select_msj => tbselect_msj,
									end_transmission => tbend_transmission,
									end_trama => tbend_trama,
									msj_out => tbmsj_out,
									send_interno => tbsend_interno,
									clk => tbclk,
									reset_in => tbreset_in
									);
		