{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732030586021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732030586022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 09:36:25 2024 " "Processing started: Tue Nov 19 09:36:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732030586022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732030586022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLK_MISC -c CLK_MISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLK_MISC -c CLK_MISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732030586022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732030586563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732030586563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_misc.vhd 2 1 " "Using design file clk_misc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_MISC-Behavioral " "Found design unit 1: CLK_MISC-Behavioral" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732030598811 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_MISC " "Found entity 1: CLK_MISC" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732030598811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732030598811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLK_MISC " "Elaborating entity \"CLK_MISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732030598818 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1732030599113 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_05hz " "Inserted always-enabled tri-state buffer between \"clk_05hz\" and its non-tri-state driver." {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1732030599113 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_2hz " "Inserted always-enabled tri-state buffer between \"clk_2hz\" and its non-tri-state driver." {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1732030599113 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1732030599113 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1732030599115 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_05hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_05hz\" is moved to its source" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1732030599115 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_2hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_2hz\" is moved to its source" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1732030599115 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1732030599115 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732030599148 ""} { "Warning" "WMLS_MLS_NODE_NAME" "clk_05hz~synth " "Node \"clk_05hz~synth\"" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732030599148 ""} { "Warning" "WMLS_MLS_NODE_NAME" "clk_2hz~synth " "Node \"clk_2hz~synth\"" {  } { { "clk_misc.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/digital-systems-aplications-UPIICSA/CKL_MISC/clk_misc.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732030599148 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732030599148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732030599193 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732030599193 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732030599193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732030599193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732030599193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732030599269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 09:36:39 2024 " "Processing ended: Tue Nov 19 09:36:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732030599269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732030599269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732030599269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732030599269 ""}
