
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _094_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002635    0.017833    0.008714    2.008714 v rst (in)
                                                         rst (net)
                      0.017833    0.000000    2.008714 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003213    0.054561    0.140731    2.149446 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.054561    0.000071    2.149516 v fanout20/A (sky130_fd_sc_hd__buf_4)
     6    0.088921    0.211819    0.378402    2.527918 v fanout20/X (sky130_fd_sc_hd__buf_4)
                                                         net20 (net)
                      0.211831    0.001409    2.529327 v fanout19/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.089265    0.180016    0.418621    2.947948 v fanout19/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net19 (net)
                      0.180097    0.003253    2.951201 v _070_/A (sky130_fd_sc_hd__inv_2)
     1    0.007155    0.081608    0.136351    3.087552 ^ _070_/Y (sky130_fd_sc_hd__inv_2)
                                                         _023_ (net)
                      0.081608    0.000259    3.087811 ^ _094_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                              3.087811   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.073716    0.531612    0.377297   10.377297 ^ clk (in)
                                                         clk (net)
                      0.532874    0.000000   10.377297 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.031534    0.087894    0.434386   10.811684 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.087976    0.001486   10.813169 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.064534    0.127110    0.282142   11.095312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.128380    0.009944   11.105256 ^ _094_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                 -0.250000   10.855256   clock uncertainty
                                  0.000000   10.855256   clock reconvergence pessimism
                                  0.459119   11.314375   library recovery time
                                             11.314375   data required time
---------------------------------------------------------------------------------------------
                                             11.314375   data required time
                                             -3.087811   data arrival time
---------------------------------------------------------------------------------------------
                                              8.226563   slack (MET)


Startpoint: _098_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.073716    0.531612    0.377297    0.377297 ^ clk (in)
                                                         clk (net)
                      0.532874    0.000000    0.377297 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.031534    0.087894    0.434386    0.811684 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.087949    0.000644    0.812328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.103622    0.182143    0.322968    1.135296 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182775    0.008632    1.143928 ^ _098_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.016639    0.190382    0.909436    2.053364 v _098_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net9 (net)
                      0.190386    0.001226    2.054590 v output9/A (sky130_fd_sc_hd__buf_2)
     1    0.034048    0.165135    0.401713    2.456304 v output9/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[1] (net)
                      0.165135    0.000635    2.456938 v sine_out[1] (out)
                                              2.456938   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.456938   data arrival time
---------------------------------------------------------------------------------------------
                                              5.293062   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     14     -4 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/X
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
