$date
	Sun Sep 14 20:20:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_dual_port_ram_tb $end
$var wire 16 ! rdata [15:0] $end
$var reg 1 " clk $end
$var reg 192 # name [191:0] $end
$var reg 7 $ raddr [6:0] $end
$var reg 7 % waddr [6:0] $end
$var reg 16 & wdata [15:0] $end
$var reg 1 ' we $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
b0 %
b0 $
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
0"
bx !
$end
#5
1"
#10
0"
b1010101111001101 &
b1010 %
1'
#15
1"
#20
0"
0'
#25
1"
#30
0"
b1101111010101101 &
b101010 %
1'
#35
1"
#40
0"
0'
#45
1"
#50
0"
b1010 $
#55
b1010101111001101 !
1"
#60
0"
b101010 $
#65
b1101111010101101 !
1"
#70
0"
b101 $
#75
bx !
1"
#80
0"
b1010 $
b11111101 &
b1111111 %
1'
#85
b1010101111001101 !
1"
#90
0"
0'
#95
1"
#100
0"
b1111111 $
#105
b11111101 !
1"
#110
0"
