// Seed: 1268408627
module module_0;
  wire id_2;
  assign module_2.type_2 = 0;
  wire id_3;
  assign id_1 = !-1;
  tri0 id_4, id_5;
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor id_8
);
  parameter id_10 = 1;
  wire id_11;
  module_0 modCall_1 ();
  always begin : LABEL_0
    assert (-1);
  end
endmodule
