// Seed: 2202076287
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 <= id_1;
    `define pp_2 0
  end
  always begin : LABEL_0
    id_3 <= id_3;
  end
  wire id_5;
  assign id_5 = id_4;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  initial begin : LABEL_0
    if (1);
  end
  assign id_4 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  always_comb id_4 <= 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
