-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/16/2022 21:34:27"

-- 
-- Device: Altera 5M2210ZF256C4 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
LIBRARY MAXV;
USE IEEE.STD_LOGIC_1164.ALL;
USE MAXV.MAXV_COMPONENTS.ALL;

ENTITY 	datapath IS
    PORT (
	wr_IR : IN std_logic;
	wr_RF : IN std_logic;
	wr_T1 : IN std_logic;
	wr_T2 : IN std_logic;
	wr_T3 : IN std_logic;
	wr_inc : IN std_logic;
	wr_Mem : IN std_logic;
	wr_cy : IN std_logic;
	wr_z : IN std_logic;
	select_Mux_RF_A3 : IN std_logic_vector(2 DOWNTO 0);
	select_Mux_RF_D3 : IN std_logic_vector(2 DOWNTO 0);
	dec : IN std_logic_vector(2 DOWNTO 0);
	select_Mux_RF_A1 : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_ALU_B : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_T2 : IN std_logic_vector(1 DOWNTO 0);
	select_ALU : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_Mem_A : IN std_logic;
	select_Mux_Mem_D : IN std_logic;
	select_Mux_T1 : IN std_logic;
	select_Mux_ALU_A : IN std_logic;
	select_Mux_RF_A2 : IN std_logic;
	clk : IN std_logic;
	cy_Op : BUFFER std_logic;
	z_Op : BUFFER std_logic;
	IR_out : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END datapath;

-- Design Ports Information


ARCHITECTURE structure OF datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_wr_IR : std_logic;
SIGNAL ww_wr_RF : std_logic;
SIGNAL ww_wr_T1 : std_logic;
SIGNAL ww_wr_T2 : std_logic;
SIGNAL ww_wr_T3 : std_logic;
SIGNAL ww_wr_inc : std_logic;
SIGNAL ww_wr_Mem : std_logic;
SIGNAL ww_wr_cy : std_logic;
SIGNAL ww_wr_z : std_logic;
SIGNAL ww_select_Mux_RF_A3 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_select_Mux_RF_D3 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_dec : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_select_Mux_RF_A1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_ALU_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_T2 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_ALU : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_Mem_A : std_logic;
SIGNAL ww_select_Mux_Mem_D : std_logic;
SIGNAL ww_select_Mux_T1 : std_logic;
SIGNAL ww_select_Mux_ALU_A : std_logic;
SIGNAL ww_select_Mux_RF_A2 : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_cy_Op : std_logic;
SIGNAL ww_z_Op : std_logic;
SIGNAL ww_IR_out : std_logic_vector(15 DOWNTO 0);
SIGNAL \Memory_1|mem~615_regout\ : std_logic;
SIGNAL \Memory_1|mem~631_regout\ : std_logic;
SIGNAL \Memory_1|mem~695_regout\ : std_logic;
SIGNAL \Memory_1|mem~679_regout\ : std_logic;
SIGNAL \Memory_1|mem~567_regout\ : std_logic;
SIGNAL \Memory_1|mem~551_regout\ : std_logic;
SIGNAL \Memory_1|mem~743_regout\ : std_logic;
SIGNAL \Memory_1|mem~759_regout\ : std_logic;
SIGNAL \Memory_1|mem~439_regout\ : std_logic;
SIGNAL \Memory_1|mem~375_regout\ : std_logic;
SIGNAL \Memory_1|mem~359_regout\ : std_logic;
SIGNAL \Memory_1|mem~423_regout\ : std_logic;
SIGNAL \Memory_1|mem~407_regout\ : std_logic;
SIGNAL \Memory_1|mem~343_regout\ : std_logic;
SIGNAL \Memory_1|mem~391_regout\ : std_logic;
SIGNAL \Memory_1|mem~455_regout\ : std_logic;
SIGNAL \Memory_1|mem~167_regout\ : std_logic;
SIGNAL \Memory_1|mem~183_regout\ : std_logic;
SIGNAL \Memory_1|mem~119_regout\ : std_logic;
SIGNAL \Memory_1|mem~103_regout\ : std_logic;
SIGNAL \Memory_1|mem~39_regout\ : std_logic;
SIGNAL \Memory_1|mem~55_regout\ : std_logic;
SIGNAL \Memory_1|mem~247_regout\ : std_logic;
SIGNAL \Memory_1|mem~231_regout\ : std_logic;
SIGNAL \Memory_1|mem~935_regout\ : std_logic;
SIGNAL \Memory_1|mem~871_regout\ : std_logic;
SIGNAL \Memory_1|mem~887_regout\ : std_logic;
SIGNAL \Memory_1|mem~951_regout\ : std_logic;
SIGNAL \Memory_1|mem~855_regout\ : std_logic;
SIGNAL \Memory_1|mem~919_regout\ : std_logic;
SIGNAL \Memory_1|mem~967_regout\ : std_logic;
SIGNAL \Memory_1|mem~903_regout\ : std_logic;
SIGNAL \Memory_1|mem~440_regout\ : std_logic;
SIGNAL \Memory_1|mem~376_regout\ : std_logic;
SIGNAL \Memory_1|mem~360_regout\ : std_logic;
SIGNAL \Memory_1|mem~424_regout\ : std_logic;
SIGNAL \Memory_1|mem~408_regout\ : std_logic;
SIGNAL \Memory_1|mem~344_regout\ : std_logic;
SIGNAL \Memory_1|mem~392_regout\ : std_logic;
SIGNAL \Memory_1|mem~456_regout\ : std_logic;
SIGNAL \Memory_1|mem~616_regout\ : std_logic;
SIGNAL \Memory_1|mem~632_regout\ : std_logic;
SIGNAL \Memory_1|mem~696_regout\ : std_logic;
SIGNAL \Memory_1|mem~680_regout\ : std_logic;
SIGNAL \Memory_1|mem~568_regout\ : std_logic;
SIGNAL \Memory_1|mem~552_regout\ : std_logic;
SIGNAL \Memory_1|mem~744_regout\ : std_logic;
SIGNAL \Memory_1|mem~760_regout\ : std_logic;
SIGNAL \Memory_1|mem~168_regout\ : std_logic;
SIGNAL \Memory_1|mem~184_regout\ : std_logic;
SIGNAL \Memory_1|mem~120_regout\ : std_logic;
SIGNAL \Memory_1|mem~104_regout\ : std_logic;
SIGNAL \Memory_1|mem~40_regout\ : std_logic;
SIGNAL \Memory_1|mem~56_regout\ : std_logic;
SIGNAL \Memory_1|mem~248_regout\ : std_logic;
SIGNAL \Memory_1|mem~232_regout\ : std_logic;
SIGNAL \Memory_1|mem~936_regout\ : std_logic;
SIGNAL \Memory_1|mem~872_regout\ : std_logic;
SIGNAL \Memory_1|mem~888_regout\ : std_logic;
SIGNAL \Memory_1|mem~952_regout\ : std_logic;
SIGNAL \Memory_1|mem~856_regout\ : std_logic;
SIGNAL \Memory_1|mem~920_regout\ : std_logic;
SIGNAL \Memory_1|mem~968_regout\ : std_logic;
SIGNAL \Memory_1|mem~904_regout\ : std_logic;
SIGNAL \Memory_1|mem~617_regout\ : std_logic;
SIGNAL \Memory_1|mem~633_regout\ : std_logic;
SIGNAL \Memory_1|mem~697_regout\ : std_logic;
SIGNAL \Memory_1|mem~681_regout\ : std_logic;
SIGNAL \Memory_1|mem~569_regout\ : std_logic;
SIGNAL \Memory_1|mem~553_regout\ : std_logic;
SIGNAL \Memory_1|mem~745_regout\ : std_logic;
SIGNAL \Memory_1|mem~761_regout\ : std_logic;
SIGNAL \Memory_1|mem~441_regout\ : std_logic;
SIGNAL \Memory_1|mem~377_regout\ : std_logic;
SIGNAL \Memory_1|mem~361_regout\ : std_logic;
SIGNAL \Memory_1|mem~425_regout\ : std_logic;
SIGNAL \Memory_1|mem~409_regout\ : std_logic;
SIGNAL \Memory_1|mem~345_regout\ : std_logic;
SIGNAL \Memory_1|mem~393_regout\ : std_logic;
SIGNAL \Memory_1|mem~457_regout\ : std_logic;
SIGNAL \Memory_1|mem~169_regout\ : std_logic;
SIGNAL \Memory_1|mem~185_regout\ : std_logic;
SIGNAL \Memory_1|mem~121_regout\ : std_logic;
SIGNAL \Memory_1|mem~105_regout\ : std_logic;
SIGNAL \Memory_1|mem~41_regout\ : std_logic;
SIGNAL \Memory_1|mem~57_regout\ : std_logic;
SIGNAL \Memory_1|mem~249_regout\ : std_logic;
SIGNAL \Memory_1|mem~233_regout\ : std_logic;
SIGNAL \Memory_1|mem~937_regout\ : std_logic;
SIGNAL \Memory_1|mem~873_regout\ : std_logic;
SIGNAL \Memory_1|mem~889_regout\ : std_logic;
SIGNAL \Memory_1|mem~953_regout\ : std_logic;
SIGNAL \Memory_1|mem~857_regout\ : std_logic;
SIGNAL \Memory_1|mem~921_regout\ : std_logic;
SIGNAL \Memory_1|mem~969_regout\ : std_logic;
SIGNAL \Memory_1|mem~905_regout\ : std_logic;
SIGNAL \Memory_1|mem~442_regout\ : std_logic;
SIGNAL \Memory_1|mem~378_regout\ : std_logic;
SIGNAL \Memory_1|mem~362_regout\ : std_logic;
SIGNAL \Memory_1|mem~426_regout\ : std_logic;
SIGNAL \Memory_1|mem~410_regout\ : std_logic;
SIGNAL \Memory_1|mem~346_regout\ : std_logic;
SIGNAL \Memory_1|mem~394_regout\ : std_logic;
SIGNAL \Memory_1|mem~458_regout\ : std_logic;
SIGNAL \Memory_1|mem~618_regout\ : std_logic;
SIGNAL \Memory_1|mem~634_regout\ : std_logic;
SIGNAL \Memory_1|mem~698_regout\ : std_logic;
SIGNAL \Memory_1|mem~682_regout\ : std_logic;
SIGNAL \Memory_1|mem~570_regout\ : std_logic;
SIGNAL \Memory_1|mem~554_regout\ : std_logic;
SIGNAL \Memory_1|mem~746_regout\ : std_logic;
SIGNAL \Memory_1|mem~762_regout\ : std_logic;
SIGNAL \Memory_1|mem~170_regout\ : std_logic;
SIGNAL \Memory_1|mem~186_regout\ : std_logic;
SIGNAL \Memory_1|mem~122_regout\ : std_logic;
SIGNAL \Memory_1|mem~106_regout\ : std_logic;
SIGNAL \Memory_1|mem~42_regout\ : std_logic;
SIGNAL \Memory_1|mem~58_regout\ : std_logic;
SIGNAL \Memory_1|mem~250_regout\ : std_logic;
SIGNAL \Memory_1|mem~234_regout\ : std_logic;
SIGNAL \Memory_1|mem~938_regout\ : std_logic;
SIGNAL \Memory_1|mem~874_regout\ : std_logic;
SIGNAL \Memory_1|mem~890_regout\ : std_logic;
SIGNAL \Memory_1|mem~954_regout\ : std_logic;
SIGNAL \Memory_1|mem~858_regout\ : std_logic;
SIGNAL \Memory_1|mem~922_regout\ : std_logic;
SIGNAL \Memory_1|mem~970_regout\ : std_logic;
SIGNAL \Memory_1|mem~906_regout\ : std_logic;
SIGNAL \Memory_1|mem~619_regout\ : std_logic;
SIGNAL \Memory_1|mem~635_regout\ : std_logic;
SIGNAL \Memory_1|mem~699_regout\ : std_logic;
SIGNAL \Memory_1|mem~683_regout\ : std_logic;
SIGNAL \Memory_1|mem~571_regout\ : std_logic;
SIGNAL \Memory_1|mem~555_regout\ : std_logic;
SIGNAL \Memory_1|mem~747_regout\ : std_logic;
SIGNAL \Memory_1|mem~763_regout\ : std_logic;
SIGNAL \Memory_1|mem~443_regout\ : std_logic;
SIGNAL \Memory_1|mem~379_regout\ : std_logic;
SIGNAL \Memory_1|mem~363_regout\ : std_logic;
SIGNAL \Memory_1|mem~427_regout\ : std_logic;
SIGNAL \Memory_1|mem~411_regout\ : std_logic;
SIGNAL \Memory_1|mem~347_regout\ : std_logic;
SIGNAL \Memory_1|mem~395_regout\ : std_logic;
SIGNAL \Memory_1|mem~459_regout\ : std_logic;
SIGNAL \Memory_1|mem~171_regout\ : std_logic;
SIGNAL \Memory_1|mem~187_regout\ : std_logic;
SIGNAL \Memory_1|mem~123_regout\ : std_logic;
SIGNAL \Memory_1|mem~107_regout\ : std_logic;
SIGNAL \Memory_1|mem~43_regout\ : std_logic;
SIGNAL \Memory_1|mem~59_regout\ : std_logic;
SIGNAL \Memory_1|mem~251_regout\ : std_logic;
SIGNAL \Memory_1|mem~235_regout\ : std_logic;
SIGNAL \Memory_1|mem~939_regout\ : std_logic;
SIGNAL \Memory_1|mem~875_regout\ : std_logic;
SIGNAL \Memory_1|mem~891_regout\ : std_logic;
SIGNAL \Memory_1|mem~955_regout\ : std_logic;
SIGNAL \Memory_1|mem~859_regout\ : std_logic;
SIGNAL \Memory_1|mem~923_regout\ : std_logic;
SIGNAL \Memory_1|mem~971_regout\ : std_logic;
SIGNAL \Memory_1|mem~907_regout\ : std_logic;
SIGNAL \Memory_1|mem~444_regout\ : std_logic;
SIGNAL \Memory_1|mem~380_regout\ : std_logic;
SIGNAL \Memory_1|mem~364_regout\ : std_logic;
SIGNAL \Memory_1|mem~428_regout\ : std_logic;
SIGNAL \Memory_1|mem~412_regout\ : std_logic;
SIGNAL \Memory_1|mem~348_regout\ : std_logic;
SIGNAL \Memory_1|mem~396_regout\ : std_logic;
SIGNAL \Memory_1|mem~460_regout\ : std_logic;
SIGNAL \Memory_1|mem~620_regout\ : std_logic;
SIGNAL \Memory_1|mem~636_regout\ : std_logic;
SIGNAL \Memory_1|mem~700_regout\ : std_logic;
SIGNAL \Memory_1|mem~684_regout\ : std_logic;
SIGNAL \Memory_1|mem~572_regout\ : std_logic;
SIGNAL \Memory_1|mem~556_regout\ : std_logic;
SIGNAL \Memory_1|mem~748_regout\ : std_logic;
SIGNAL \Memory_1|mem~764_regout\ : std_logic;
SIGNAL \Memory_1|mem~172_regout\ : std_logic;
SIGNAL \Memory_1|mem~188_regout\ : std_logic;
SIGNAL \Memory_1|mem~124_regout\ : std_logic;
SIGNAL \Memory_1|mem~108_regout\ : std_logic;
SIGNAL \Memory_1|mem~44_regout\ : std_logic;
SIGNAL \Memory_1|mem~60_regout\ : std_logic;
SIGNAL \Memory_1|mem~252_regout\ : std_logic;
SIGNAL \Memory_1|mem~236_regout\ : std_logic;
SIGNAL \Memory_1|mem~940_regout\ : std_logic;
SIGNAL \Memory_1|mem~876_regout\ : std_logic;
SIGNAL \Memory_1|mem~892_regout\ : std_logic;
SIGNAL \Memory_1|mem~956_regout\ : std_logic;
SIGNAL \Memory_1|mem~860_regout\ : std_logic;
SIGNAL \Memory_1|mem~924_regout\ : std_logic;
SIGNAL \Memory_1|mem~972_regout\ : std_logic;
SIGNAL \Memory_1|mem~908_regout\ : std_logic;
SIGNAL \Memory_1|mem~621_regout\ : std_logic;
SIGNAL \Memory_1|mem~637_regout\ : std_logic;
SIGNAL \Memory_1|mem~701_regout\ : std_logic;
SIGNAL \Memory_1|mem~685_regout\ : std_logic;
SIGNAL \Memory_1|mem~573_regout\ : std_logic;
SIGNAL \Memory_1|mem~557_regout\ : std_logic;
SIGNAL \Memory_1|mem~749_regout\ : std_logic;
SIGNAL \Memory_1|mem~765_regout\ : std_logic;
SIGNAL \Memory_1|mem~445_regout\ : std_logic;
SIGNAL \Memory_1|mem~381_regout\ : std_logic;
SIGNAL \Memory_1|mem~365_regout\ : std_logic;
SIGNAL \Memory_1|mem~429_regout\ : std_logic;
SIGNAL \Memory_1|mem~413_regout\ : std_logic;
SIGNAL \Memory_1|mem~349_regout\ : std_logic;
SIGNAL \Memory_1|mem~397_regout\ : std_logic;
SIGNAL \Memory_1|mem~461_regout\ : std_logic;
SIGNAL \Memory_1|mem~173_regout\ : std_logic;
SIGNAL \Memory_1|mem~189_regout\ : std_logic;
SIGNAL \Memory_1|mem~125_regout\ : std_logic;
SIGNAL \Memory_1|mem~109_regout\ : std_logic;
SIGNAL \Memory_1|mem~45_regout\ : std_logic;
SIGNAL \Memory_1|mem~61_regout\ : std_logic;
SIGNAL \Memory_1|mem~253_regout\ : std_logic;
SIGNAL \Memory_1|mem~237_regout\ : std_logic;
SIGNAL \Memory_1|mem~941_regout\ : std_logic;
SIGNAL \Memory_1|mem~877_regout\ : std_logic;
SIGNAL \Memory_1|mem~893_regout\ : std_logic;
SIGNAL \Memory_1|mem~957_regout\ : std_logic;
SIGNAL \Memory_1|mem~861_regout\ : std_logic;
SIGNAL \Memory_1|mem~925_regout\ : std_logic;
SIGNAL \Memory_1|mem~973_regout\ : std_logic;
SIGNAL \Memory_1|mem~909_regout\ : std_logic;
SIGNAL \Memory_1|mem~446_regout\ : std_logic;
SIGNAL \Memory_1|mem~382_regout\ : std_logic;
SIGNAL \Memory_1|mem~366_regout\ : std_logic;
SIGNAL \Memory_1|mem~430_regout\ : std_logic;
SIGNAL \Memory_1|mem~414_regout\ : std_logic;
SIGNAL \Memory_1|mem~350_regout\ : std_logic;
SIGNAL \Memory_1|mem~398_regout\ : std_logic;
SIGNAL \Memory_1|mem~462_regout\ : std_logic;
SIGNAL \Memory_1|mem~622_regout\ : std_logic;
SIGNAL \Memory_1|mem~638_regout\ : std_logic;
SIGNAL \Memory_1|mem~702_regout\ : std_logic;
SIGNAL \Memory_1|mem~686_regout\ : std_logic;
SIGNAL \Memory_1|mem~574_regout\ : std_logic;
SIGNAL \Memory_1|mem~558_regout\ : std_logic;
SIGNAL \Memory_1|mem~750_regout\ : std_logic;
SIGNAL \Memory_1|mem~766_regout\ : std_logic;
SIGNAL \Memory_1|mem~174_regout\ : std_logic;
SIGNAL \Memory_1|mem~190_regout\ : std_logic;
SIGNAL \Memory_1|mem~126_regout\ : std_logic;
SIGNAL \Memory_1|mem~110_regout\ : std_logic;
SIGNAL \Memory_1|mem~46_regout\ : std_logic;
SIGNAL \Memory_1|mem~62_regout\ : std_logic;
SIGNAL \Memory_1|mem~254_regout\ : std_logic;
SIGNAL \Memory_1|mem~238_regout\ : std_logic;
SIGNAL \Memory_1|mem~942_regout\ : std_logic;
SIGNAL \Memory_1|mem~878_regout\ : std_logic;
SIGNAL \Memory_1|mem~894_regout\ : std_logic;
SIGNAL \Memory_1|mem~958_regout\ : std_logic;
SIGNAL \Memory_1|mem~862_regout\ : std_logic;
SIGNAL \Memory_1|mem~926_regout\ : std_logic;
SIGNAL \Memory_1|mem~974_regout\ : std_logic;
SIGNAL \Memory_1|mem~910_regout\ : std_logic;
SIGNAL \Memory_1|mem~623_regout\ : std_logic;
SIGNAL \Memory_1|mem~639_regout\ : std_logic;
SIGNAL \Memory_1|mem~703_regout\ : std_logic;
SIGNAL \Memory_1|mem~687_regout\ : std_logic;
SIGNAL \Memory_1|mem~575_regout\ : std_logic;
SIGNAL \Memory_1|mem~559_regout\ : std_logic;
SIGNAL \Memory_1|mem~751_regout\ : std_logic;
SIGNAL \Memory_1|mem~767_regout\ : std_logic;
SIGNAL \Memory_1|mem~447_regout\ : std_logic;
SIGNAL \Memory_1|mem~383_regout\ : std_logic;
SIGNAL \Memory_1|mem~367_regout\ : std_logic;
SIGNAL \Memory_1|mem~431_regout\ : std_logic;
SIGNAL \Memory_1|mem~415_regout\ : std_logic;
SIGNAL \Memory_1|mem~351_regout\ : std_logic;
SIGNAL \Memory_1|mem~399_regout\ : std_logic;
SIGNAL \Memory_1|mem~463_regout\ : std_logic;
SIGNAL \Memory_1|mem~175_regout\ : std_logic;
SIGNAL \Memory_1|mem~191_regout\ : std_logic;
SIGNAL \Memory_1|mem~127_regout\ : std_logic;
SIGNAL \Memory_1|mem~111_regout\ : std_logic;
SIGNAL \Memory_1|mem~47_regout\ : std_logic;
SIGNAL \Memory_1|mem~63_regout\ : std_logic;
SIGNAL \Memory_1|mem~255_regout\ : std_logic;
SIGNAL \Memory_1|mem~239_regout\ : std_logic;
SIGNAL \Memory_1|mem~943_regout\ : std_logic;
SIGNAL \Memory_1|mem~879_regout\ : std_logic;
SIGNAL \Memory_1|mem~895_regout\ : std_logic;
SIGNAL \Memory_1|mem~959_regout\ : std_logic;
SIGNAL \Memory_1|mem~863_regout\ : std_logic;
SIGNAL \Memory_1|mem~927_regout\ : std_logic;
SIGNAL \Memory_1|mem~975_regout\ : std_logic;
SIGNAL \Memory_1|mem~911_regout\ : std_logic;
SIGNAL \Memory_1|mem~448_regout\ : std_logic;
SIGNAL \Memory_1|mem~384_regout\ : std_logic;
SIGNAL \Memory_1|mem~368_regout\ : std_logic;
SIGNAL \Memory_1|mem~432_regout\ : std_logic;
SIGNAL \Memory_1|mem~416_regout\ : std_logic;
SIGNAL \Memory_1|mem~352_regout\ : std_logic;
SIGNAL \Memory_1|mem~400_regout\ : std_logic;
SIGNAL \Memory_1|mem~464_regout\ : std_logic;
SIGNAL \Memory_1|mem~624_regout\ : std_logic;
SIGNAL \Memory_1|mem~640_regout\ : std_logic;
SIGNAL \Memory_1|mem~704_regout\ : std_logic;
SIGNAL \Memory_1|mem~688_regout\ : std_logic;
SIGNAL \Memory_1|mem~576_regout\ : std_logic;
SIGNAL \Memory_1|mem~560_regout\ : std_logic;
SIGNAL \Memory_1|mem~752_regout\ : std_logic;
SIGNAL \Memory_1|mem~768_regout\ : std_logic;
SIGNAL \Memory_1|mem~176_regout\ : std_logic;
SIGNAL \Memory_1|mem~192_regout\ : std_logic;
SIGNAL \Memory_1|mem~128_regout\ : std_logic;
SIGNAL \Memory_1|mem~112_regout\ : std_logic;
SIGNAL \Memory_1|mem~48_regout\ : std_logic;
SIGNAL \Memory_1|mem~64_regout\ : std_logic;
SIGNAL \Memory_1|mem~256_regout\ : std_logic;
SIGNAL \Memory_1|mem~240_regout\ : std_logic;
SIGNAL \Memory_1|mem~944_regout\ : std_logic;
SIGNAL \Memory_1|mem~880_regout\ : std_logic;
SIGNAL \Memory_1|mem~896_regout\ : std_logic;
SIGNAL \Memory_1|mem~960_regout\ : std_logic;
SIGNAL \Memory_1|mem~864_regout\ : std_logic;
SIGNAL \Memory_1|mem~928_regout\ : std_logic;
SIGNAL \Memory_1|mem~976_regout\ : std_logic;
SIGNAL \Memory_1|mem~912_regout\ : std_logic;
SIGNAL \Memory_1|mem~625_regout\ : std_logic;
SIGNAL \Memory_1|mem~641_regout\ : std_logic;
SIGNAL \Memory_1|mem~705_regout\ : std_logic;
SIGNAL \Memory_1|mem~689_regout\ : std_logic;
SIGNAL \Memory_1|mem~577_regout\ : std_logic;
SIGNAL \Memory_1|mem~561_regout\ : std_logic;
SIGNAL \Memory_1|mem~753_regout\ : std_logic;
SIGNAL \Memory_1|mem~769_regout\ : std_logic;
SIGNAL \Memory_1|mem~449_regout\ : std_logic;
SIGNAL \Memory_1|mem~385_regout\ : std_logic;
SIGNAL \Memory_1|mem~369_regout\ : std_logic;
SIGNAL \Memory_1|mem~433_regout\ : std_logic;
SIGNAL \Memory_1|mem~417_regout\ : std_logic;
SIGNAL \Memory_1|mem~353_regout\ : std_logic;
SIGNAL \Memory_1|mem~401_regout\ : std_logic;
SIGNAL \Memory_1|mem~465_regout\ : std_logic;
SIGNAL \Memory_1|mem~177_regout\ : std_logic;
SIGNAL \Memory_1|mem~193_regout\ : std_logic;
SIGNAL \Memory_1|mem~129_regout\ : std_logic;
SIGNAL \Memory_1|mem~113_regout\ : std_logic;
SIGNAL \Memory_1|mem~49_regout\ : std_logic;
SIGNAL \Memory_1|mem~65_regout\ : std_logic;
SIGNAL \Memory_1|mem~257_regout\ : std_logic;
SIGNAL \Memory_1|mem~241_regout\ : std_logic;
SIGNAL \Memory_1|mem~945_regout\ : std_logic;
SIGNAL \Memory_1|mem~881_regout\ : std_logic;
SIGNAL \Memory_1|mem~897_regout\ : std_logic;
SIGNAL \Memory_1|mem~961_regout\ : std_logic;
SIGNAL \Memory_1|mem~865_regout\ : std_logic;
SIGNAL \Memory_1|mem~929_regout\ : std_logic;
SIGNAL \Memory_1|mem~977_regout\ : std_logic;
SIGNAL \Memory_1|mem~913_regout\ : std_logic;
SIGNAL \Memory_1|mem~450_regout\ : std_logic;
SIGNAL \Memory_1|mem~386_regout\ : std_logic;
SIGNAL \Memory_1|mem~370_regout\ : std_logic;
SIGNAL \Memory_1|mem~434_regout\ : std_logic;
SIGNAL \Memory_1|mem~418_regout\ : std_logic;
SIGNAL \Memory_1|mem~354_regout\ : std_logic;
SIGNAL \Memory_1|mem~402_regout\ : std_logic;
SIGNAL \Memory_1|mem~466_regout\ : std_logic;
SIGNAL \Memory_1|mem~626_regout\ : std_logic;
SIGNAL \Memory_1|mem~642_regout\ : std_logic;
SIGNAL \Memory_1|mem~706_regout\ : std_logic;
SIGNAL \Memory_1|mem~690_regout\ : std_logic;
SIGNAL \Memory_1|mem~578_regout\ : std_logic;
SIGNAL \Memory_1|mem~562_regout\ : std_logic;
SIGNAL \Memory_1|mem~754_regout\ : std_logic;
SIGNAL \Memory_1|mem~770_regout\ : std_logic;
SIGNAL \Memory_1|mem~178_regout\ : std_logic;
SIGNAL \Memory_1|mem~194_regout\ : std_logic;
SIGNAL \Memory_1|mem~130_regout\ : std_logic;
SIGNAL \Memory_1|mem~114_regout\ : std_logic;
SIGNAL \Memory_1|mem~50_regout\ : std_logic;
SIGNAL \Memory_1|mem~66_regout\ : std_logic;
SIGNAL \Memory_1|mem~258_regout\ : std_logic;
SIGNAL \Memory_1|mem~242_regout\ : std_logic;
SIGNAL \Memory_1|mem~946_regout\ : std_logic;
SIGNAL \Memory_1|mem~882_regout\ : std_logic;
SIGNAL \Memory_1|mem~898_regout\ : std_logic;
SIGNAL \Memory_1|mem~962_regout\ : std_logic;
SIGNAL \Memory_1|mem~866_regout\ : std_logic;
SIGNAL \Memory_1|mem~930_regout\ : std_logic;
SIGNAL \Memory_1|mem~978_regout\ : std_logic;
SIGNAL \Memory_1|mem~914_regout\ : std_logic;
SIGNAL \Memory_1|mem~627_regout\ : std_logic;
SIGNAL \Memory_1|mem~643_regout\ : std_logic;
SIGNAL \Memory_1|mem~707_regout\ : std_logic;
SIGNAL \Memory_1|mem~691_regout\ : std_logic;
SIGNAL \Memory_1|mem~579_regout\ : std_logic;
SIGNAL \Memory_1|mem~563_regout\ : std_logic;
SIGNAL \Memory_1|mem~755_regout\ : std_logic;
SIGNAL \Memory_1|mem~771_regout\ : std_logic;
SIGNAL \Memory_1|mem~451_regout\ : std_logic;
SIGNAL \Memory_1|mem~387_regout\ : std_logic;
SIGNAL \Memory_1|mem~371_regout\ : std_logic;
SIGNAL \Memory_1|mem~435_regout\ : std_logic;
SIGNAL \Memory_1|mem~419_regout\ : std_logic;
SIGNAL \Memory_1|mem~355_regout\ : std_logic;
SIGNAL \Memory_1|mem~403_regout\ : std_logic;
SIGNAL \Memory_1|mem~467_regout\ : std_logic;
SIGNAL \Memory_1|mem~179_regout\ : std_logic;
SIGNAL \Memory_1|mem~195_regout\ : std_logic;
SIGNAL \Memory_1|mem~131_regout\ : std_logic;
SIGNAL \Memory_1|mem~115_regout\ : std_logic;
SIGNAL \Memory_1|mem~51_regout\ : std_logic;
SIGNAL \Memory_1|mem~67_regout\ : std_logic;
SIGNAL \Memory_1|mem~259_regout\ : std_logic;
SIGNAL \Memory_1|mem~243_regout\ : std_logic;
SIGNAL \Memory_1|mem~947_regout\ : std_logic;
SIGNAL \Memory_1|mem~883_regout\ : std_logic;
SIGNAL \Memory_1|mem~899_regout\ : std_logic;
SIGNAL \Memory_1|mem~963_regout\ : std_logic;
SIGNAL \Memory_1|mem~867_regout\ : std_logic;
SIGNAL \Memory_1|mem~931_regout\ : std_logic;
SIGNAL \Memory_1|mem~979_regout\ : std_logic;
SIGNAL \Memory_1|mem~915_regout\ : std_logic;
SIGNAL \Memory_1|mem~452_regout\ : std_logic;
SIGNAL \Memory_1|mem~388_regout\ : std_logic;
SIGNAL \Memory_1|mem~372_regout\ : std_logic;
SIGNAL \Memory_1|mem~436_regout\ : std_logic;
SIGNAL \Memory_1|mem~420_regout\ : std_logic;
SIGNAL \Memory_1|mem~356_regout\ : std_logic;
SIGNAL \Memory_1|mem~404_regout\ : std_logic;
SIGNAL \Memory_1|mem~468_regout\ : std_logic;
SIGNAL \Memory_1|mem~628_regout\ : std_logic;
SIGNAL \Memory_1|mem~644_regout\ : std_logic;
SIGNAL \Memory_1|mem~708_regout\ : std_logic;
SIGNAL \Memory_1|mem~692_regout\ : std_logic;
SIGNAL \Memory_1|mem~580_regout\ : std_logic;
SIGNAL \Memory_1|mem~564_regout\ : std_logic;
SIGNAL \Memory_1|mem~756_regout\ : std_logic;
SIGNAL \Memory_1|mem~772_regout\ : std_logic;
SIGNAL \Memory_1|mem~180_regout\ : std_logic;
SIGNAL \Memory_1|mem~196_regout\ : std_logic;
SIGNAL \Memory_1|mem~132_regout\ : std_logic;
SIGNAL \Memory_1|mem~116_regout\ : std_logic;
SIGNAL \Memory_1|mem~52_regout\ : std_logic;
SIGNAL \Memory_1|mem~68_regout\ : std_logic;
SIGNAL \Memory_1|mem~260_regout\ : std_logic;
SIGNAL \Memory_1|mem~244_regout\ : std_logic;
SIGNAL \Memory_1|mem~948_regout\ : std_logic;
SIGNAL \Memory_1|mem~884_regout\ : std_logic;
SIGNAL \Memory_1|mem~900_regout\ : std_logic;
SIGNAL \Memory_1|mem~964_regout\ : std_logic;
SIGNAL \Memory_1|mem~868_regout\ : std_logic;
SIGNAL \Memory_1|mem~932_regout\ : std_logic;
SIGNAL \Memory_1|mem~980_regout\ : std_logic;
SIGNAL \Memory_1|mem~916_regout\ : std_logic;
SIGNAL \Memory_1|mem~629_regout\ : std_logic;
SIGNAL \Memory_1|mem~645_regout\ : std_logic;
SIGNAL \Memory_1|mem~709_regout\ : std_logic;
SIGNAL \Memory_1|mem~693_regout\ : std_logic;
SIGNAL \Memory_1|mem~581_regout\ : std_logic;
SIGNAL \Memory_1|mem~565_regout\ : std_logic;
SIGNAL \Memory_1|mem~757_regout\ : std_logic;
SIGNAL \Memory_1|mem~773_regout\ : std_logic;
SIGNAL \Memory_1|mem~453_regout\ : std_logic;
SIGNAL \Memory_1|mem~389_regout\ : std_logic;
SIGNAL \Memory_1|mem~373_regout\ : std_logic;
SIGNAL \Memory_1|mem~437_regout\ : std_logic;
SIGNAL \Memory_1|mem~421_regout\ : std_logic;
SIGNAL \Memory_1|mem~357_regout\ : std_logic;
SIGNAL \Memory_1|mem~405_regout\ : std_logic;
SIGNAL \Memory_1|mem~469_regout\ : std_logic;
SIGNAL \Memory_1|mem~181_regout\ : std_logic;
SIGNAL \Memory_1|mem~197_regout\ : std_logic;
SIGNAL \Memory_1|mem~133_regout\ : std_logic;
SIGNAL \Memory_1|mem~117_regout\ : std_logic;
SIGNAL \Memory_1|mem~53_regout\ : std_logic;
SIGNAL \Memory_1|mem~69_regout\ : std_logic;
SIGNAL \Memory_1|mem~261_regout\ : std_logic;
SIGNAL \Memory_1|mem~245_regout\ : std_logic;
SIGNAL \Memory_1|mem~949_regout\ : std_logic;
SIGNAL \Memory_1|mem~885_regout\ : std_logic;
SIGNAL \Memory_1|mem~901_regout\ : std_logic;
SIGNAL \Memory_1|mem~965_regout\ : std_logic;
SIGNAL \Memory_1|mem~869_regout\ : std_logic;
SIGNAL \Memory_1|mem~933_regout\ : std_logic;
SIGNAL \Memory_1|mem~981_regout\ : std_logic;
SIGNAL \Memory_1|mem~917_regout\ : std_logic;
SIGNAL \Memory_1|mem~454_regout\ : std_logic;
SIGNAL \Memory_1|mem~390_regout\ : std_logic;
SIGNAL \Memory_1|mem~374_regout\ : std_logic;
SIGNAL \Memory_1|mem~438_regout\ : std_logic;
SIGNAL \Memory_1|mem~422_regout\ : std_logic;
SIGNAL \Memory_1|mem~358_regout\ : std_logic;
SIGNAL \Memory_1|mem~406_regout\ : std_logic;
SIGNAL \Memory_1|mem~470_regout\ : std_logic;
SIGNAL \Memory_1|mem~630_regout\ : std_logic;
SIGNAL \Memory_1|mem~646_regout\ : std_logic;
SIGNAL \Memory_1|mem~710_regout\ : std_logic;
SIGNAL \Memory_1|mem~694_regout\ : std_logic;
SIGNAL \Memory_1|mem~582_regout\ : std_logic;
SIGNAL \Memory_1|mem~566_regout\ : std_logic;
SIGNAL \Memory_1|mem~758_regout\ : std_logic;
SIGNAL \Memory_1|mem~774_regout\ : std_logic;
SIGNAL \Memory_1|mem~182_regout\ : std_logic;
SIGNAL \Memory_1|mem~198_regout\ : std_logic;
SIGNAL \Memory_1|mem~134_regout\ : std_logic;
SIGNAL \Memory_1|mem~118_regout\ : std_logic;
SIGNAL \Memory_1|mem~54_regout\ : std_logic;
SIGNAL \Memory_1|mem~70_regout\ : std_logic;
SIGNAL \Memory_1|mem~262_regout\ : std_logic;
SIGNAL \Memory_1|mem~246_regout\ : std_logic;
SIGNAL \Memory_1|mem~950_regout\ : std_logic;
SIGNAL \Memory_1|mem~886_regout\ : std_logic;
SIGNAL \Memory_1|mem~902_regout\ : std_logic;
SIGNAL \Memory_1|mem~966_regout\ : std_logic;
SIGNAL \Memory_1|mem~870_regout\ : std_logic;
SIGNAL \Memory_1|mem~934_regout\ : std_logic;
SIGNAL \Memory_1|mem~982_regout\ : std_logic;
SIGNAL \Memory_1|mem~918_regout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \wr_cy~combout\ : std_logic;
SIGNAL \select_Mux_Mem_A~combout\ : std_logic;
SIGNAL \select_Mux_ALU_A~combout\ : std_logic;
SIGNAL \select_Mux_RF_A2~combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~0_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[0]~4_combout\ : std_logic;
SIGNAL \T2_reg|Op[1]~2_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~26_combout\ : std_logic;
SIGNAL \select_Mux_Mem_D~combout\ : std_logic;
SIGNAL \wr_Mem~combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[3]~10_combout\ : std_logic;
SIGNAL \inc|Add0~2\ : std_logic;
SIGNAL \inc|Add0~2COUT1_76\ : std_logic;
SIGNAL \inc|Add0~7\ : std_logic;
SIGNAL \inc|Add0~10_combout\ : std_logic;
SIGNAL \wr_inc~combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[3]~3\ : std_logic;
SIGNAL \Memory_1|mem~1745_combout\ : std_logic;
SIGNAL \Memory_1|mem~1786_combout\ : std_logic;
SIGNAL \Memory_1|mem~1002_regout\ : std_logic;
SIGNAL \Memory_1|mem~1735_combout\ : std_logic;
SIGNAL \Memory_1|mem~1785_combout\ : std_logic;
SIGNAL \Memory_1|mem~810_regout\ : std_logic;
SIGNAL \Memory_1|mem~1727_combout\ : std_logic;
SIGNAL \Memory_1|mem~1784_combout\ : std_logic;
SIGNAL \Memory_1|mem~1204\ : std_logic;
SIGNAL \Memory_1|mem~1721_combout\ : std_logic;
SIGNAL \Memory_1|mem~1783_combout\ : std_logic;
SIGNAL \Memory_1|mem~1205\ : std_logic;
SIGNAL \Memory_1|mem~1743_combout\ : std_logic;
SIGNAL \Memory_1|mem~1790_combout\ : std_logic;
SIGNAL \Memory_1|mem~1018_regout\ : std_logic;
SIGNAL \Memory_1|mem~1789_combout\ : std_logic;
SIGNAL \Memory_1|mem~826_regout\ : std_logic;
SIGNAL \Memory_1|mem~1719_combout\ : std_logic;
SIGNAL \Memory_1|mem~1788_combout\ : std_logic;
SIGNAL \Memory_1|mem~1206\ : std_logic;
SIGNAL \Memory_1|mem~1729_combout\ : std_logic;
SIGNAL \Memory_1|mem~1787_combout\ : std_logic;
SIGNAL \Memory_1|mem~1207\ : std_logic;
SIGNAL \Memory_1|mem~1747_combout\ : std_logic;
SIGNAL \Memory_1|mem~1794_combout\ : std_logic;
SIGNAL \Memory_1|mem~986_regout\ : std_logic;
SIGNAL \Memory_1|mem~1739_combout\ : std_logic;
SIGNAL \Memory_1|mem~1793_combout\ : std_logic;
SIGNAL \Memory_1|mem~794_regout\ : std_logic;
SIGNAL \Memory_1|mem~1723_combout\ : std_logic;
SIGNAL \Memory_1|mem~1792_combout\ : std_logic;
SIGNAL \Memory_1|mem~1208\ : std_logic;
SIGNAL \Memory_1|mem~1731_combout\ : std_logic;
SIGNAL \Memory_1|mem~1791_combout\ : std_logic;
SIGNAL \Memory_1|mem~1209\ : std_logic;
SIGNAL \Memory_1|mem~1210_combout\ : std_logic;
SIGNAL \Memory_1|mem~1749_combout\ : std_logic;
SIGNAL \Memory_1|mem~1798_combout\ : std_logic;
SIGNAL \Memory_1|mem~1034_regout\ : std_logic;
SIGNAL \Memory_1|mem~1741_combout\ : std_logic;
SIGNAL \Memory_1|mem~1797_combout\ : std_logic;
SIGNAL \Memory_1|mem~842_regout\ : std_logic;
SIGNAL \Memory_1|mem~1733_combout\ : std_logic;
SIGNAL \Memory_1|mem~1796_combout\ : std_logic;
SIGNAL \Memory_1|mem~1211\ : std_logic;
SIGNAL \Memory_1|mem~1725_combout\ : std_logic;
SIGNAL \Memory_1|mem~1795_combout\ : std_logic;
SIGNAL \Memory_1|mem~1212\ : std_logic;
SIGNAL \Memory_1|mem~1213_combout\ : std_logic;
SIGNAL \Memory_1|mem~1766_combout\ : std_logic;
SIGNAL \Memory_1|mem~522_regout\ : std_logic;
SIGNAL \Memory_1|mem~1765_combout\ : std_logic;
SIGNAL \Memory_1|mem~330_regout\ : std_logic;
SIGNAL \Memory_1|mem~1764_combout\ : std_logic;
SIGNAL \Memory_1|mem~1180\ : std_logic;
SIGNAL \Memory_1|mem~1763_combout\ : std_logic;
SIGNAL \Memory_1|mem~1181\ : std_logic;
SIGNAL \Memory_1|mem~1754_combout\ : std_logic;
SIGNAL \Memory_1|mem~506_regout\ : std_logic;
SIGNAL \Memory_1|mem~314_regout\ : std_logic;
SIGNAL \Memory_1|mem~1752_combout\ : std_logic;
SIGNAL \Memory_1|mem~1173\ : std_logic;
SIGNAL \Memory_1|mem~1751_combout\ : std_logic;
SIGNAL \Memory_1|mem~1174\ : std_logic;
SIGNAL \Memory_1|mem~1758_combout\ : std_logic;
SIGNAL \Memory_1|mem~490_regout\ : std_logic;
SIGNAL \Memory_1|mem~1757_combout\ : std_logic;
SIGNAL \Memory_1|mem~298_regout\ : std_logic;
SIGNAL \Memory_1|mem~1756_combout\ : std_logic;
SIGNAL \Memory_1|mem~1175\ : std_logic;
SIGNAL \Memory_1|mem~1755_combout\ : std_logic;
SIGNAL \Memory_1|mem~1176\ : std_logic;
SIGNAL \Memory_1|mem~1762_combout\ : std_logic;
SIGNAL \Memory_1|mem~474_regout\ : std_logic;
SIGNAL \Memory_1|mem~1761_combout\ : std_logic;
SIGNAL \Memory_1|mem~282_regout\ : std_logic;
SIGNAL \Memory_1|mem~1760_combout\ : std_logic;
SIGNAL \Memory_1|mem~1177\ : std_logic;
SIGNAL \Memory_1|mem~1759_combout\ : std_logic;
SIGNAL \Memory_1|mem~1178\ : std_logic;
SIGNAL \Memory_1|mem~1179_combout\ : std_logic;
SIGNAL \Memory_1|mem~1182_combout\ : std_logic;
SIGNAL \Memory_1|mem~1732_combout\ : std_logic;
SIGNAL \Memory_1|mem~666_regout\ : std_logic;
SIGNAL \Memory_1|mem~1730_combout\ : std_logic;
SIGNAL \Memory_1|mem~1185\ : std_logic;
SIGNAL \Memory_1|mem~1734_combout\ : std_logic;
SIGNAL \Memory_1|mem~714_regout\ : std_logic;
SIGNAL \Memory_1|mem~1728_combout\ : std_logic;
SIGNAL \Memory_1|mem~1186\ : std_logic;
SIGNAL \Memory_1|mem~1742_combout\ : std_logic;
SIGNAL \Memory_1|mem~586_regout\ : std_logic;
SIGNAL \Memory_1|mem~1740_combout\ : std_logic;
SIGNAL \Memory_1|mem~538_regout\ : std_logic;
SIGNAL \Memory_1|mem~1738_combout\ : std_logic;
SIGNAL \Memory_1|mem~1187\ : std_logic;
SIGNAL \Memory_1|mem~1736_combout\ : std_logic;
SIGNAL \Memory_1|mem~1188\ : std_logic;
SIGNAL \Memory_1|mem~1189_combout\ : std_logic;
SIGNAL \Memory_1|mem~1726_combout\ : std_logic;
SIGNAL \Memory_1|mem~650_regout\ : std_logic;
SIGNAL \Memory_1|mem~1724_combout\ : std_logic;
SIGNAL \Memory_1|mem~602_regout\ : std_logic;
SIGNAL \Memory_1|mem~1722_combout\ : std_logic;
SIGNAL \Memory_1|mem~1183\ : std_logic;
SIGNAL \Memory_1|mem~1720_combout\ : std_logic;
SIGNAL \Memory_1|mem~1184\ : std_logic;
SIGNAL \Memory_1|mem~1750_combout\ : std_logic;
SIGNAL \Memory_1|mem~778_regout\ : std_logic;
SIGNAL \Memory_1|mem~1748_combout\ : std_logic;
SIGNAL \Memory_1|mem~730_regout\ : std_logic;
SIGNAL \Memory_1|mem~1746_combout\ : std_logic;
SIGNAL \Memory_1|mem~1190\ : std_logic;
SIGNAL \Memory_1|mem~1744_combout\ : std_logic;
SIGNAL \Memory_1|mem~1191\ : std_logic;
SIGNAL \Memory_1|mem~1192_combout\ : std_logic;
SIGNAL \Memory_1|mem~1781_combout\ : std_logic;
SIGNAL \Memory_1|mem~218_regout\ : std_logic;
SIGNAL \Memory_1|mem~1780_combout\ : std_logic;
SIGNAL \Memory_1|mem~1200\ : std_logic;
SIGNAL \Memory_1|mem~1782_combout\ : std_logic;
SIGNAL \Memory_1|mem~266_regout\ : std_logic;
SIGNAL \Memory_1|mem~1779_combout\ : std_logic;
SIGNAL \Memory_1|mem~1201\ : std_logic;
SIGNAL \Memory_1|mem~1770_combout\ : std_logic;
SIGNAL \Memory_1|mem~202_regout\ : std_logic;
SIGNAL \Memory_1|mem~1769_combout\ : std_logic;
SIGNAL \Memory_1|mem~154_regout\ : std_logic;
SIGNAL \Memory_1|mem~1768_combout\ : std_logic;
SIGNAL \Memory_1|mem~1193\ : std_logic;
SIGNAL \Memory_1|mem~1767_combout\ : std_logic;
SIGNAL \Memory_1|mem~1194\ : std_logic;
SIGNAL \Memory_1|mem~1774_combout\ : std_logic;
SIGNAL \Memory_1|mem~138_regout\ : std_logic;
SIGNAL \Memory_1|mem~1773_combout\ : std_logic;
SIGNAL \Memory_1|mem~90_regout\ : std_logic;
SIGNAL \Memory_1|mem~1772_combout\ : std_logic;
SIGNAL \Memory_1|mem~1195\ : std_logic;
SIGNAL \Memory_1|mem~1771_combout\ : std_logic;
SIGNAL \Memory_1|mem~1196\ : std_logic;
SIGNAL \Memory_1|mem~1778_combout\ : std_logic;
SIGNAL \Memory_1|mem~74_regout\ : std_logic;
SIGNAL \Memory_1|mem~1777_combout\ : std_logic;
SIGNAL \Memory_1|mem~26_regout\ : std_logic;
SIGNAL \Memory_1|mem~1776_combout\ : std_logic;
SIGNAL \Memory_1|mem~1197\ : std_logic;
SIGNAL \Memory_1|mem~1775_combout\ : std_logic;
SIGNAL \Memory_1|mem~1198\ : std_logic;
SIGNAL \Memory_1|mem~1199_combout\ : std_logic;
SIGNAL \Memory_1|mem~1202_combout\ : std_logic;
SIGNAL \Memory_1|mem~1203_combout\ : std_logic;
SIGNAL \Memory_1|mem~1214_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[3]~2_combout\ : std_logic;
SIGNAL \wr_IR~combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[3]~3\ : std_logic;
SIGNAL \ALU_1|Equal2~0_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[2]~2\ : std_logic;
SIGNAL \Memory_1|mem~649_regout\ : std_logic;
SIGNAL \Memory_1|mem~601_regout\ : std_logic;
SIGNAL \Memory_1|mem~1131\ : std_logic;
SIGNAL \Memory_1|mem~1132\ : std_logic;
SIGNAL \Memory_1|mem~777_regout\ : std_logic;
SIGNAL \Memory_1|mem~729_regout\ : std_logic;
SIGNAL \Memory_1|mem~1138\ : std_logic;
SIGNAL \Memory_1|mem~1139\ : std_logic;
SIGNAL \Memory_1|mem~585_regout\ : std_logic;
SIGNAL \Memory_1|mem~537_regout\ : std_logic;
SIGNAL \Memory_1|mem~1135\ : std_logic;
SIGNAL \Memory_1|mem~1136\ : std_logic;
SIGNAL \Memory_1|mem~713_regout\ : std_logic;
SIGNAL \Memory_1|mem~665_regout\ : std_logic;
SIGNAL \Memory_1|mem~1133\ : std_logic;
SIGNAL \Memory_1|mem~1134\ : std_logic;
SIGNAL \Memory_1|mem~1137_combout\ : std_logic;
SIGNAL \Memory_1|mem~1140_combout\ : std_logic;
SIGNAL \Memory_1|mem~1033_regout\ : std_logic;
SIGNAL \Memory_1|mem~841_regout\ : std_logic;
SIGNAL \Memory_1|mem~1169\ : std_logic;
SIGNAL \Memory_1|mem~1170\ : std_logic;
SIGNAL \Memory_1|mem~1001_regout\ : std_logic;
SIGNAL \Memory_1|mem~809_regout\ : std_logic;
SIGNAL \Memory_1|mem~1162\ : std_logic;
SIGNAL \Memory_1|mem~1163\ : std_logic;
SIGNAL \Memory_1|mem~1017_regout\ : std_logic;
SIGNAL \Memory_1|mem~825_regout\ : std_logic;
SIGNAL \Memory_1|mem~1164\ : std_logic;
SIGNAL \Memory_1|mem~1165\ : std_logic;
SIGNAL \Memory_1|mem~985_regout\ : std_logic;
SIGNAL \Memory_1|mem~793_regout\ : std_logic;
SIGNAL \Memory_1|mem~1166\ : std_logic;
SIGNAL \Memory_1|mem~1167\ : std_logic;
SIGNAL \Memory_1|mem~1168_combout\ : std_logic;
SIGNAL \Memory_1|mem~1171_combout\ : std_logic;
SIGNAL \Memory_1|mem~265_regout\ : std_logic;
SIGNAL \Memory_1|mem~217_regout\ : std_logic;
SIGNAL \Memory_1|mem~1158\ : std_logic;
SIGNAL \Memory_1|mem~1159\ : std_logic;
SIGNAL \Memory_1|mem~201_regout\ : std_logic;
SIGNAL \Memory_1|mem~153_regout\ : std_logic;
SIGNAL \Memory_1|mem~1151\ : std_logic;
SIGNAL \Memory_1|mem~1152\ : std_logic;
SIGNAL \Memory_1|mem~73_regout\ : std_logic;
SIGNAL \Memory_1|mem~25_regout\ : std_logic;
SIGNAL \Memory_1|mem~1155\ : std_logic;
SIGNAL \Memory_1|mem~1156\ : std_logic;
SIGNAL \Memory_1|mem~137_regout\ : std_logic;
SIGNAL \Memory_1|mem~89_regout\ : std_logic;
SIGNAL \Memory_1|mem~1153\ : std_logic;
SIGNAL \Memory_1|mem~1154\ : std_logic;
SIGNAL \Memory_1|mem~1157_combout\ : std_logic;
SIGNAL \Memory_1|mem~1160_combout\ : std_logic;
SIGNAL \Memory_1|mem~521_regout\ : std_logic;
SIGNAL \Memory_1|mem~329_regout\ : std_logic;
SIGNAL \Memory_1|mem~1148\ : std_logic;
SIGNAL \Memory_1|mem~1149\ : std_logic;
SIGNAL \Memory_1|mem~505_regout\ : std_logic;
SIGNAL \Memory_1|mem~313_regout\ : std_logic;
SIGNAL \Memory_1|mem~1141\ : std_logic;
SIGNAL \Memory_1|mem~1142\ : std_logic;
SIGNAL \Memory_1|mem~297_regout\ : std_logic;
SIGNAL \Memory_1|mem~1143\ : std_logic;
SIGNAL \Memory_1|mem~489_regout\ : std_logic;
SIGNAL \Memory_1|mem~1144\ : std_logic;
SIGNAL \Memory_1|mem~473_regout\ : std_logic;
SIGNAL \Memory_1|mem~281_regout\ : std_logic;
SIGNAL \Memory_1|mem~1145\ : std_logic;
SIGNAL \Memory_1|mem~1146\ : std_logic;
SIGNAL \Memory_1|mem~1147_combout\ : std_logic;
SIGNAL \Memory_1|mem~1150_combout\ : std_logic;
SIGNAL \Memory_1|mem~1161_combout\ : std_logic;
SIGNAL \Memory_1|mem~1172_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[2]~7_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[2]~8\ : std_logic;
SIGNAL \Mux_ALU_A|Op[2]~4_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[0]~2_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[1]~3_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[0]~0\ : std_logic;
SIGNAL \Memory_1|mem~775_regout\ : std_logic;
SIGNAL \Memory_1|mem~727_regout\ : std_logic;
SIGNAL \Memory_1|mem~1054\ : std_logic;
SIGNAL \Memory_1|mem~1055\ : std_logic;
SIGNAL \Memory_1|mem~647_regout\ : std_logic;
SIGNAL \Memory_1|mem~599_regout\ : std_logic;
SIGNAL \Memory_1|mem~1047\ : std_logic;
SIGNAL \Memory_1|mem~1048\ : std_logic;
SIGNAL \Memory_1|mem~583_regout\ : std_logic;
SIGNAL \Memory_1|mem~535_regout\ : std_logic;
SIGNAL \Memory_1|mem~1051\ : std_logic;
SIGNAL \Memory_1|mem~1052\ : std_logic;
SIGNAL \Memory_1|mem~711_regout\ : std_logic;
SIGNAL \Memory_1|mem~663_regout\ : std_logic;
SIGNAL \Memory_1|mem~1049\ : std_logic;
SIGNAL \Memory_1|mem~1050\ : std_logic;
SIGNAL \Memory_1|mem~1053_combout\ : std_logic;
SIGNAL \Memory_1|mem~1056_combout\ : std_logic;
SIGNAL \Memory_1|mem~999_regout\ : std_logic;
SIGNAL \Memory_1|mem~807_regout\ : std_logic;
SIGNAL \Memory_1|mem~1078\ : std_logic;
SIGNAL \Memory_1|mem~1079\ : std_logic;
SIGNAL \Memory_1|mem~1031_regout\ : std_logic;
SIGNAL \Memory_1|mem~839_regout\ : std_logic;
SIGNAL \Memory_1|mem~1085\ : std_logic;
SIGNAL \Memory_1|mem~1086\ : std_logic;
SIGNAL \Memory_1|mem~1015_regout\ : std_logic;
SIGNAL \Memory_1|mem~823_regout\ : std_logic;
SIGNAL \Memory_1|mem~1080\ : std_logic;
SIGNAL \Memory_1|mem~1081\ : std_logic;
SIGNAL \Memory_1|mem~983_regout\ : std_logic;
SIGNAL \Memory_1|mem~791_regout\ : std_logic;
SIGNAL \Memory_1|mem~1082\ : std_logic;
SIGNAL \Memory_1|mem~1083\ : std_logic;
SIGNAL \Memory_1|mem~1084_combout\ : std_logic;
SIGNAL \Memory_1|mem~1087_combout\ : std_logic;
SIGNAL \Memory_1|mem~215_regout\ : std_logic;
SIGNAL \Memory_1|mem~1074\ : std_logic;
SIGNAL \Memory_1|mem~263_regout\ : std_logic;
SIGNAL \Memory_1|mem~1075\ : std_logic;
SIGNAL \Memory_1|mem~23_regout\ : std_logic;
SIGNAL \Memory_1|mem~1071\ : std_logic;
SIGNAL \Memory_1|mem~71_regout\ : std_logic;
SIGNAL \Memory_1|mem~1072\ : std_logic;
SIGNAL \Memory_1|mem~135_regout\ : std_logic;
SIGNAL \Memory_1|mem~87_regout\ : std_logic;
SIGNAL \Memory_1|mem~1069\ : std_logic;
SIGNAL \Memory_1|mem~1070\ : std_logic;
SIGNAL \Memory_1|mem~1073_combout\ : std_logic;
SIGNAL \Memory_1|mem~199_regout\ : std_logic;
SIGNAL \Memory_1|mem~151_regout\ : std_logic;
SIGNAL \Memory_1|mem~1067\ : std_logic;
SIGNAL \Memory_1|mem~1068\ : std_logic;
SIGNAL \Memory_1|mem~1076_combout\ : std_logic;
SIGNAL \Memory_1|mem~519_regout\ : std_logic;
SIGNAL \Memory_1|mem~327_regout\ : std_logic;
SIGNAL \Memory_1|mem~1064\ : std_logic;
SIGNAL \Memory_1|mem~1065\ : std_logic;
SIGNAL \Memory_1|mem~503_regout\ : std_logic;
SIGNAL \Memory_1|mem~311_regout\ : std_logic;
SIGNAL \Memory_1|mem~1057\ : std_logic;
SIGNAL \Memory_1|mem~1058\ : std_logic;
SIGNAL \Memory_1|mem~487_regout\ : std_logic;
SIGNAL \Memory_1|mem~295_regout\ : std_logic;
SIGNAL \Memory_1|mem~1059\ : std_logic;
SIGNAL \Memory_1|mem~1060\ : std_logic;
SIGNAL \Memory_1|mem~471_regout\ : std_logic;
SIGNAL \Memory_1|mem~279_regout\ : std_logic;
SIGNAL \Memory_1|mem~1061\ : std_logic;
SIGNAL \Memory_1|mem~1062\ : std_logic;
SIGNAL \Memory_1|mem~1063_combout\ : std_logic;
SIGNAL \Memory_1|mem~1066_combout\ : std_logic;
SIGNAL \Memory_1|mem~1077_combout\ : std_logic;
SIGNAL \Memory_1|mem~1088_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[0]~4\ : std_logic;
SIGNAL \Mux_ALU_B|Op[1]~5\ : std_logic;
SIGNAL \Mux_ALU_B|Op[1]~6_combout\ : std_logic;
SIGNAL \ALU_1|c~16_combout\ : std_logic;
SIGNAL \ALU_1|sum~3_combout\ : std_logic;
SIGNAL \ALU_1|sum~6_combout\ : std_logic;
SIGNAL \ALU_1|Op[3]~8_combout\ : std_logic;
SIGNAL \ALU_1|zero~24_combout\ : std_logic;
SIGNAL \wr_T3~combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[3]~11\ : std_logic;
SIGNAL \wr_RF~combout\ : std_logic;
SIGNAL \inc|Add0~12\ : std_logic;
SIGNAL \inc|Add0~12COUT1_77\ : std_logic;
SIGNAL \inc|Add0~20_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[4]~16_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[4]~17\ : std_logic;
SIGNAL \Mux_RF_D3|Op[4]~18\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~22_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[6]~13_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[6]~14_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[6]~7_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~13_combout\ : std_logic;
SIGNAL \inc|Add0~22\ : std_logic;
SIGNAL \inc|Add0~22COUT1_78\ : std_logic;
SIGNAL \inc|Add0~15_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[4]~5_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[4]~9_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[4]~10_combout\ : std_logic;
SIGNAL \ALU_1|c~19_combout\ : std_logic;
SIGNAL \ALU_1|c~17_combout\ : std_logic;
SIGNAL \ALU_1|c~31_combout\ : std_logic;
SIGNAL \ALU_1|sum~7_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[5]~11_combout\ : std_logic;
SIGNAL \ALU_1|zero~9_combout\ : std_logic;
SIGNAL \ALU_1|Op[5]~20_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~14\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~15\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~0_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~2_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~3_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~1_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~4_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[2]~7_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[2]~8_combout\ : std_logic;
SIGNAL \RF|Equal0~3_combout\ : std_logic;
SIGNAL \RF|Equal0~2_combout\ : std_logic;
SIGNAL \Mux_T1|Op[5]~18\ : std_logic;
SIGNAL \Mux_T1|Op[5]~19_combout\ : std_logic;
SIGNAL \RF|Equal0~6_combout\ : std_logic;
SIGNAL \RF|Equal0~5_combout\ : std_logic;
SIGNAL \Mux_T1|Op[5]~16\ : std_logic;
SIGNAL \RF|Equal0~7_combout\ : std_logic;
SIGNAL \Mux_T2|Op[5]~30\ : std_logic;
SIGNAL \RF|Equal0~4_combout\ : std_logic;
SIGNAL \Mux_T1|Op[5]~17\ : std_logic;
SIGNAL \Mux_Mem_D|Op[5]~5\ : std_logic;
SIGNAL \Memory_1|mem~524_regout\ : std_logic;
SIGNAL \Memory_1|mem~332_regout\ : std_logic;
SIGNAL \Memory_1|mem~1264\ : std_logic;
SIGNAL \Memory_1|mem~1265\ : std_logic;
SIGNAL \Memory_1|mem~492_regout\ : std_logic;
SIGNAL \Memory_1|mem~300_regout\ : std_logic;
SIGNAL \Memory_1|mem~1259\ : std_logic;
SIGNAL \Memory_1|mem~1260\ : std_logic;
SIGNAL \Memory_1|mem~476_regout\ : std_logic;
SIGNAL \Memory_1|mem~284_regout\ : std_logic;
SIGNAL \Memory_1|mem~1261\ : std_logic;
SIGNAL \Memory_1|mem~1262\ : std_logic;
SIGNAL \Memory_1|mem~1263_combout\ : std_logic;
SIGNAL \Memory_1|mem~508_regout\ : std_logic;
SIGNAL \Memory_1|mem~316_regout\ : std_logic;
SIGNAL \Memory_1|mem~1257\ : std_logic;
SIGNAL \Memory_1|mem~1258\ : std_logic;
SIGNAL \Memory_1|mem~1266_combout\ : std_logic;
SIGNAL \Memory_1|mem~1036_regout\ : std_logic;
SIGNAL \Memory_1|mem~844_regout\ : std_logic;
SIGNAL \Memory_1|mem~1295\ : std_logic;
SIGNAL \Memory_1|mem~1296\ : std_logic;
SIGNAL \Memory_1|mem~1004_regout\ : std_logic;
SIGNAL \Memory_1|mem~812_regout\ : std_logic;
SIGNAL \Memory_1|mem~1288\ : std_logic;
SIGNAL \Memory_1|mem~1289\ : std_logic;
SIGNAL \Memory_1|mem~988_regout\ : std_logic;
SIGNAL \Memory_1|mem~796_regout\ : std_logic;
SIGNAL \Memory_1|mem~1292\ : std_logic;
SIGNAL \Memory_1|mem~1293\ : std_logic;
SIGNAL \Memory_1|mem~1020_regout\ : std_logic;
SIGNAL \Memory_1|mem~828_regout\ : std_logic;
SIGNAL \Memory_1|mem~1290\ : std_logic;
SIGNAL \Memory_1|mem~1291\ : std_logic;
SIGNAL \Memory_1|mem~1294_combout\ : std_logic;
SIGNAL \Memory_1|mem~1297_combout\ : std_logic;
SIGNAL \Memory_1|mem~1298\ : std_logic;
SIGNAL \select_Mux_T1~combout\ : std_logic;
SIGNAL \wr_T1~combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[5]~6_combout\ : std_logic;
SIGNAL \ALU_1|c~20_combout\ : std_logic;
SIGNAL \ALU_1|Op[6]~10_combout\ : std_logic;
SIGNAL \inc|Add0~17\ : std_logic;
SIGNAL \inc|Add0~17COUT1_79\ : std_logic;
SIGNAL \inc|Add0~25_combout\ : std_logic;
SIGNAL \RF|Equal0~1_combout\ : std_logic;
SIGNAL \Mux_T2|Op[6]~42\ : std_logic;
SIGNAL \Mux_T2|Op[6]~43\ : std_logic;
SIGNAL \Mux_T2|Op[6]~44\ : std_logic;
SIGNAL \Mux_T2|Op[6]~45\ : std_logic;
SIGNAL \Mux_T2|Op[6]~46_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[6]~6\ : std_logic;
SIGNAL \Memory_1|mem~781_regout\ : std_logic;
SIGNAL \Memory_1|mem~733_regout\ : std_logic;
SIGNAL \Memory_1|mem~1306\ : std_logic;
SIGNAL \Memory_1|mem~1307\ : std_logic;
SIGNAL \Memory_1|mem~653_regout\ : std_logic;
SIGNAL \Memory_1|mem~605_regout\ : std_logic;
SIGNAL \Memory_1|mem~1299\ : std_logic;
SIGNAL \Memory_1|mem~1300\ : std_logic;
SIGNAL \Memory_1|mem~717_regout\ : std_logic;
SIGNAL \Memory_1|mem~669_regout\ : std_logic;
SIGNAL \Memory_1|mem~1301\ : std_logic;
SIGNAL \Memory_1|mem~1302\ : std_logic;
SIGNAL \Memory_1|mem~589_regout\ : std_logic;
SIGNAL \Memory_1|mem~541_regout\ : std_logic;
SIGNAL \Memory_1|mem~1303\ : std_logic;
SIGNAL \Memory_1|mem~1304\ : std_logic;
SIGNAL \Memory_1|mem~1305_combout\ : std_logic;
SIGNAL \Memory_1|mem~1308_combout\ : std_logic;
SIGNAL \Memory_1|mem~205_regout\ : std_logic;
SIGNAL \Memory_1|mem~157_regout\ : std_logic;
SIGNAL \Memory_1|mem~1319\ : std_logic;
SIGNAL \Memory_1|mem~1320\ : std_logic;
SIGNAL \Memory_1|mem~269_regout\ : std_logic;
SIGNAL \Memory_1|mem~221_regout\ : std_logic;
SIGNAL \Memory_1|mem~1326\ : std_logic;
SIGNAL \Memory_1|mem~1327\ : std_logic;
SIGNAL \Memory_1|mem~77_regout\ : std_logic;
SIGNAL \Memory_1|mem~29_regout\ : std_logic;
SIGNAL \Memory_1|mem~1323\ : std_logic;
SIGNAL \Memory_1|mem~1324\ : std_logic;
SIGNAL \Memory_1|mem~141_regout\ : std_logic;
SIGNAL \Memory_1|mem~93_regout\ : std_logic;
SIGNAL \Memory_1|mem~1321\ : std_logic;
SIGNAL \Memory_1|mem~1322\ : std_logic;
SIGNAL \Memory_1|mem~1325_combout\ : std_logic;
SIGNAL \Memory_1|mem~1328_combout\ : std_logic;
SIGNAL \Memory_1|mem~525_regout\ : std_logic;
SIGNAL \Memory_1|mem~333_regout\ : std_logic;
SIGNAL \Memory_1|mem~1316\ : std_logic;
SIGNAL \Memory_1|mem~1317\ : std_logic;
SIGNAL \Memory_1|mem~509_regout\ : std_logic;
SIGNAL \Memory_1|mem~317_regout\ : std_logic;
SIGNAL \Memory_1|mem~1309\ : std_logic;
SIGNAL \Memory_1|mem~1310\ : std_logic;
SIGNAL \Memory_1|mem~493_regout\ : std_logic;
SIGNAL \Memory_1|mem~301_regout\ : std_logic;
SIGNAL \Memory_1|mem~1311\ : std_logic;
SIGNAL \Memory_1|mem~1312\ : std_logic;
SIGNAL \Memory_1|mem~477_regout\ : std_logic;
SIGNAL \Memory_1|mem~285_regout\ : std_logic;
SIGNAL \Memory_1|mem~1313\ : std_logic;
SIGNAL \Memory_1|mem~1314\ : std_logic;
SIGNAL \Memory_1|mem~1315_combout\ : std_logic;
SIGNAL \Memory_1|mem~1318_combout\ : std_logic;
SIGNAL \Memory_1|mem~1329_combout\ : std_logic;
SIGNAL \Memory_1|mem~1037_regout\ : std_logic;
SIGNAL \Memory_1|mem~845_regout\ : std_logic;
SIGNAL \Memory_1|mem~1337\ : std_logic;
SIGNAL \Memory_1|mem~1338\ : std_logic;
SIGNAL \Memory_1|mem~1005_regout\ : std_logic;
SIGNAL \Memory_1|mem~813_regout\ : std_logic;
SIGNAL \Memory_1|mem~1330\ : std_logic;
SIGNAL \Memory_1|mem~1331\ : std_logic;
SIGNAL \Memory_1|mem~1021_regout\ : std_logic;
SIGNAL \Memory_1|mem~829_regout\ : std_logic;
SIGNAL \Memory_1|mem~1332\ : std_logic;
SIGNAL \Memory_1|mem~1333\ : std_logic;
SIGNAL \Memory_1|mem~989_regout\ : std_logic;
SIGNAL \Memory_1|mem~797_regout\ : std_logic;
SIGNAL \Memory_1|mem~1334\ : std_logic;
SIGNAL \Memory_1|mem~1335\ : std_logic;
SIGNAL \Memory_1|mem~1336_combout\ : std_logic;
SIGNAL \Memory_1|mem~1339_combout\ : std_logic;
SIGNAL \Memory_1|mem~1340\ : std_logic;
SIGNAL \Mux_T2|Op[6]~47_combout\ : std_logic;
SIGNAL \wr_T2~combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~19_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~20\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~21\ : std_logic;
SIGNAL \Mux_T1|Op[6]~28\ : std_logic;
SIGNAL \Mux_T1|Op[6]~29\ : std_logic;
SIGNAL \Mux_T1|Op[6]~30\ : std_logic;
SIGNAL \Mux_T1|Op[6]~31_combout\ : std_logic;
SIGNAL \inc|Add0~27\ : std_logic;
SIGNAL \inc|Add0~27COUT1_80\ : std_logic;
SIGNAL \inc|Add0~30_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~23_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~25\ : std_logic;
SIGNAL \Mux_T2|Op[7]~49\ : std_logic;
SIGNAL \Mux_T2|Op[7]~50\ : std_logic;
SIGNAL \Mux_T2|Op[7]~51\ : std_logic;
SIGNAL \Mux_T1|Op[7]~24\ : std_logic;
SIGNAL \Mux_T2|Op[7]~52\ : std_logic;
SIGNAL \Mux_Mem_D|Op[7]~7\ : std_logic;
SIGNAL \Memory_1|mem~526_regout\ : std_logic;
SIGNAL \Memory_1|mem~334_regout\ : std_logic;
SIGNAL \Memory_1|mem~1348\ : std_logic;
SIGNAL \Memory_1|mem~1349\ : std_logic;
SIGNAL \Memory_1|mem~510_regout\ : std_logic;
SIGNAL \Memory_1|mem~318_regout\ : std_logic;
SIGNAL \Memory_1|mem~1341\ : std_logic;
SIGNAL \Memory_1|mem~1342\ : std_logic;
SIGNAL \Memory_1|mem~478_regout\ : std_logic;
SIGNAL \Memory_1|mem~286_regout\ : std_logic;
SIGNAL \Memory_1|mem~1345\ : std_logic;
SIGNAL \Memory_1|mem~1346\ : std_logic;
SIGNAL \Memory_1|mem~302_regout\ : std_logic;
SIGNAL \Memory_1|mem~1343\ : std_logic;
SIGNAL \Memory_1|mem~494_regout\ : std_logic;
SIGNAL \Memory_1|mem~1344\ : std_logic;
SIGNAL \Memory_1|mem~1347_combout\ : std_logic;
SIGNAL \Memory_1|mem~1350_combout\ : std_logic;
SIGNAL \Memory_1|mem~1038_regout\ : std_logic;
SIGNAL \Memory_1|mem~846_regout\ : std_logic;
SIGNAL \Memory_1|mem~1379\ : std_logic;
SIGNAL \Memory_1|mem~1380\ : std_logic;
SIGNAL \Memory_1|mem~1006_regout\ : std_logic;
SIGNAL \Memory_1|mem~814_regout\ : std_logic;
SIGNAL \Memory_1|mem~1372\ : std_logic;
SIGNAL \Memory_1|mem~1373\ : std_logic;
SIGNAL \Memory_1|mem~1022_regout\ : std_logic;
SIGNAL \Memory_1|mem~830_regout\ : std_logic;
SIGNAL \Memory_1|mem~1374\ : std_logic;
SIGNAL \Memory_1|mem~1375\ : std_logic;
SIGNAL \Memory_1|mem~990_regout\ : std_logic;
SIGNAL \Memory_1|mem~798_regout\ : std_logic;
SIGNAL \Memory_1|mem~1376\ : std_logic;
SIGNAL \Memory_1|mem~1377\ : std_logic;
SIGNAL \Memory_1|mem~1378_combout\ : std_logic;
SIGNAL \Memory_1|mem~1381_combout\ : std_logic;
SIGNAL \Memory_1|mem~1382\ : std_logic;
SIGNAL \Mux_T2|Op[7]~53_combout\ : std_logic;
SIGNAL \Mux_T2|Op[7]~54_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[7]~0_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[7]~0_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[7]~1_combout\ : std_logic;
SIGNAL \ALU_1|c~21_combout\ : std_logic;
SIGNAL \ALU_1|Op[7]~11_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~24\ : std_logic;
SIGNAL \Mux_T1|Op[7]~26\ : std_logic;
SIGNAL \Mux_T1|Op[7]~27_combout\ : std_logic;
SIGNAL \Mux_T1|Op[7]~25\ : std_logic;
SIGNAL \inc|Add0~32\ : std_logic;
SIGNAL \inc|Add0~37\ : std_logic;
SIGNAL \inc|Add0~37COUT1_81\ : std_logic;
SIGNAL \inc|Add0~40_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~30_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~31_combout\ : std_logic;
SIGNAL \Mux_T2|Op[9]~63\ : std_logic;
SIGNAL \Mux_T2|Op[9]~64\ : std_logic;
SIGNAL \Mux_T2|Op[9]~65\ : std_logic;
SIGNAL \Mux_T2|Op[9]~66\ : std_logic;
SIGNAL \Mux_Mem_D|Op[9]~9\ : std_logic;
SIGNAL \Memory_1|mem~1040_regout\ : std_logic;
SIGNAL \Memory_1|mem~848_regout\ : std_logic;
SIGNAL \Memory_1|mem~1463\ : std_logic;
SIGNAL \Memory_1|mem~1464\ : std_logic;
SIGNAL \Memory_1|mem~1008_regout\ : std_logic;
SIGNAL \Memory_1|mem~816_regout\ : std_logic;
SIGNAL \Memory_1|mem~1456\ : std_logic;
SIGNAL \Memory_1|mem~1457\ : std_logic;
SIGNAL \Memory_1|mem~1024_regout\ : std_logic;
SIGNAL \Memory_1|mem~832_regout\ : std_logic;
SIGNAL \Memory_1|mem~1458\ : std_logic;
SIGNAL \Memory_1|mem~1459\ : std_logic;
SIGNAL \Memory_1|mem~992_regout\ : std_logic;
SIGNAL \Memory_1|mem~800_regout\ : std_logic;
SIGNAL \Memory_1|mem~1460\ : std_logic;
SIGNAL \Memory_1|mem~1461\ : std_logic;
SIGNAL \Memory_1|mem~1462_combout\ : std_logic;
SIGNAL \Memory_1|mem~1465_combout\ : std_logic;
SIGNAL \Memory_1|mem~656_regout\ : std_logic;
SIGNAL \Memory_1|mem~608_regout\ : std_logic;
SIGNAL \Memory_1|mem~1435\ : std_logic;
SIGNAL \Memory_1|mem~1436\ : std_logic;
SIGNAL \Memory_1|mem~784_regout\ : std_logic;
SIGNAL \Memory_1|mem~736_regout\ : std_logic;
SIGNAL \Memory_1|mem~1442\ : std_logic;
SIGNAL \Memory_1|mem~1443\ : std_logic;
SIGNAL \Memory_1|mem~592_regout\ : std_logic;
SIGNAL \Memory_1|mem~544_regout\ : std_logic;
SIGNAL \Memory_1|mem~1439\ : std_logic;
SIGNAL \Memory_1|mem~1440\ : std_logic;
SIGNAL \Memory_1|mem~720_regout\ : std_logic;
SIGNAL \Memory_1|mem~672_regout\ : std_logic;
SIGNAL \Memory_1|mem~1437\ : std_logic;
SIGNAL \Memory_1|mem~1438\ : std_logic;
SIGNAL \Memory_1|mem~1441_combout\ : std_logic;
SIGNAL \Memory_1|mem~1444_combout\ : std_logic;
SIGNAL \Memory_1|mem~224_regout\ : std_logic;
SIGNAL \Memory_1|mem~1452\ : std_logic;
SIGNAL \Memory_1|mem~272_regout\ : std_logic;
SIGNAL \Memory_1|mem~1453\ : std_logic;
SIGNAL \Memory_1|mem~160_regout\ : std_logic;
SIGNAL \Memory_1|mem~1445\ : std_logic;
SIGNAL \Memory_1|mem~208_regout\ : std_logic;
SIGNAL \Memory_1|mem~1446\ : std_logic;
SIGNAL \Memory_1|mem~144_regout\ : std_logic;
SIGNAL \Memory_1|mem~96_regout\ : std_logic;
SIGNAL \Memory_1|mem~1447\ : std_logic;
SIGNAL \Memory_1|mem~1448\ : std_logic;
SIGNAL \Memory_1|mem~80_regout\ : std_logic;
SIGNAL \Memory_1|mem~32_regout\ : std_logic;
SIGNAL \Memory_1|mem~1449\ : std_logic;
SIGNAL \Memory_1|mem~1450\ : std_logic;
SIGNAL \Memory_1|mem~1451_combout\ : std_logic;
SIGNAL \Memory_1|mem~1454_combout\ : std_logic;
SIGNAL \Memory_1|mem~1455_combout\ : std_logic;
SIGNAL \Memory_1|mem~1466\ : std_logic;
SIGNAL \Mux_T2|Op[9]~67_combout\ : std_logic;
SIGNAL \Mux_T2|Op[9]~68_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[9]~9_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[8]~15_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[8]~16_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[8]~17_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[8]~8_combout\ : std_logic;
SIGNAL \ALU_1|c~22_combout\ : std_logic;
SIGNAL \ALU_1|c~23_combout\ : std_logic;
SIGNAL \ALU_1|c~32_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[9]~18_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[9]~19_combout\ : std_logic;
SIGNAL \ALU_1|sum~8_combout\ : std_logic;
SIGNAL \ALU_1|Op[9]~13_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~32\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~33\ : std_logic;
SIGNAL \Mux_T1|Op[9]~36\ : std_logic;
SIGNAL \Mux_T1|Op[9]~37\ : std_logic;
SIGNAL \Mux_T1|Op[9]~38\ : std_logic;
SIGNAL \Mux_T1|Op[9]~39_combout\ : std_logic;
SIGNAL \inc|Add0~42\ : std_logic;
SIGNAL \inc|Add0~42COUT1_82\ : std_logic;
SIGNAL \inc|Add0~45_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~34_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~35_combout\ : std_logic;
SIGNAL \Mux_T2|Op[10]~70\ : std_logic;
SIGNAL \Mux_T2|Op[10]~71\ : std_logic;
SIGNAL \Mux_T1|Op[10]~40\ : std_logic;
SIGNAL \Mux_T2|Op[10]~73\ : std_logic;
SIGNAL \Mux_T2|Op[10]~74_combout\ : std_logic;
SIGNAL \Memory_1|mem~1009_regout\ : std_logic;
SIGNAL \Memory_1|mem~817_regout\ : std_logic;
SIGNAL \Memory_1|mem~1498\ : std_logic;
SIGNAL \Memory_1|mem~1499\ : std_logic;
SIGNAL \Memory_1|mem~1041_regout\ : std_logic;
SIGNAL \Memory_1|mem~849_regout\ : std_logic;
SIGNAL \Memory_1|mem~1505\ : std_logic;
SIGNAL \Memory_1|mem~1506\ : std_logic;
SIGNAL \Memory_1|mem~993_regout\ : std_logic;
SIGNAL \Memory_1|mem~801_regout\ : std_logic;
SIGNAL \Memory_1|mem~1502\ : std_logic;
SIGNAL \Memory_1|mem~1503\ : std_logic;
SIGNAL \Memory_1|mem~1025_regout\ : std_logic;
SIGNAL \Memory_1|mem~833_regout\ : std_logic;
SIGNAL \Memory_1|mem~1500\ : std_logic;
SIGNAL \Memory_1|mem~1501\ : std_logic;
SIGNAL \Memory_1|mem~1504_combout\ : std_logic;
SIGNAL \Memory_1|mem~1507_combout\ : std_logic;
SIGNAL \Memory_1|mem~273_regout\ : std_logic;
SIGNAL \Memory_1|mem~225_regout\ : std_logic;
SIGNAL \Memory_1|mem~1494\ : std_logic;
SIGNAL \Memory_1|mem~1495\ : std_logic;
SIGNAL \Memory_1|mem~209_regout\ : std_logic;
SIGNAL \Memory_1|mem~161_regout\ : std_logic;
SIGNAL \Memory_1|mem~1487\ : std_logic;
SIGNAL \Memory_1|mem~1488\ : std_logic;
SIGNAL \Memory_1|mem~33_regout\ : std_logic;
SIGNAL \Memory_1|mem~1491\ : std_logic;
SIGNAL \Memory_1|mem~81_regout\ : std_logic;
SIGNAL \Memory_1|mem~1492\ : std_logic;
SIGNAL \Memory_1|mem~145_regout\ : std_logic;
SIGNAL \Memory_1|mem~97_regout\ : std_logic;
SIGNAL \Memory_1|mem~1489\ : std_logic;
SIGNAL \Memory_1|mem~1490\ : std_logic;
SIGNAL \Memory_1|mem~1493_combout\ : std_logic;
SIGNAL \Memory_1|mem~1496_combout\ : std_logic;
SIGNAL \Memory_1|mem~513_regout\ : std_logic;
SIGNAL \Memory_1|mem~321_regout\ : std_logic;
SIGNAL \Memory_1|mem~1477\ : std_logic;
SIGNAL \Memory_1|mem~1478\ : std_logic;
SIGNAL \Memory_1|mem~529_regout\ : std_logic;
SIGNAL \Memory_1|mem~337_regout\ : std_logic;
SIGNAL \Memory_1|mem~1484\ : std_logic;
SIGNAL \Memory_1|mem~1485\ : std_logic;
SIGNAL \Memory_1|mem~497_regout\ : std_logic;
SIGNAL \Memory_1|mem~305_regout\ : std_logic;
SIGNAL \Memory_1|mem~1479\ : std_logic;
SIGNAL \Memory_1|mem~1480\ : std_logic;
SIGNAL \Memory_1|mem~481_regout\ : std_logic;
SIGNAL \Memory_1|mem~289_regout\ : std_logic;
SIGNAL \Memory_1|mem~1481\ : std_logic;
SIGNAL \Memory_1|mem~1482\ : std_logic;
SIGNAL \Memory_1|mem~1483_combout\ : std_logic;
SIGNAL \Memory_1|mem~1486_combout\ : std_logic;
SIGNAL \Memory_1|mem~1497_combout\ : std_logic;
SIGNAL \Memory_1|mem~1508\ : std_logic;
SIGNAL \Mux_T2|Op[10]~75_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[10]~10_combout\ : std_logic;
SIGNAL \ALU_1|c~24_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[10]~20_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[10]~21_combout\ : std_logic;
SIGNAL \ALU_1|Op[10]~14_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~36\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~37\ : std_logic;
SIGNAL \Mux_T2|Op[10]~72\ : std_logic;
SIGNAL \Mux_T1|Op[10]~41\ : std_logic;
SIGNAL \Mux_T1|Op[10]~42\ : std_logic;
SIGNAL \Mux_T1|Op[10]~43_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[10]~10\ : std_logic;
SIGNAL \Memory_1|mem~657_regout\ : std_logic;
SIGNAL \Memory_1|mem~609_regout\ : std_logic;
SIGNAL \Memory_1|mem~1467\ : std_logic;
SIGNAL \Memory_1|mem~1468\ : std_logic;
SIGNAL \Memory_1|mem~721_regout\ : std_logic;
SIGNAL \Memory_1|mem~673_regout\ : std_logic;
SIGNAL \Memory_1|mem~1469\ : std_logic;
SIGNAL \Memory_1|mem~1470\ : std_logic;
SIGNAL \Memory_1|mem~593_regout\ : std_logic;
SIGNAL \Memory_1|mem~545_regout\ : std_logic;
SIGNAL \Memory_1|mem~1471\ : std_logic;
SIGNAL \Memory_1|mem~1472\ : std_logic;
SIGNAL \Memory_1|mem~1473_combout\ : std_logic;
SIGNAL \Memory_1|mem~785_regout\ : std_logic;
SIGNAL \Memory_1|mem~737_regout\ : std_logic;
SIGNAL \Memory_1|mem~1474\ : std_logic;
SIGNAL \Memory_1|mem~1475\ : std_logic;
SIGNAL \Memory_1|mem~1476_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[1]~0_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[1]~1_combout\ : std_logic;
SIGNAL \Mux_T1|Op[4]~22\ : std_logic;
SIGNAL \Mux_T2|Op[4]~35\ : std_logic;
SIGNAL \Mux_T1|Op[4]~23_combout\ : std_logic;
SIGNAL \Memory_1|mem~1035_regout\ : std_logic;
SIGNAL \Memory_1|mem~843_regout\ : std_logic;
SIGNAL \Memory_1|mem~1253\ : std_logic;
SIGNAL \Memory_1|mem~1254\ : std_logic;
SIGNAL \Memory_1|mem~1003_regout\ : std_logic;
SIGNAL \Memory_1|mem~811_regout\ : std_logic;
SIGNAL \Memory_1|mem~1246\ : std_logic;
SIGNAL \Memory_1|mem~1247\ : std_logic;
SIGNAL \Memory_1|mem~1019_regout\ : std_logic;
SIGNAL \Memory_1|mem~827_regout\ : std_logic;
SIGNAL \Memory_1|mem~1248\ : std_logic;
SIGNAL \Memory_1|mem~1249\ : std_logic;
SIGNAL \Memory_1|mem~987_regout\ : std_logic;
SIGNAL \Memory_1|mem~795_regout\ : std_logic;
SIGNAL \Memory_1|mem~1250\ : std_logic;
SIGNAL \Memory_1|mem~1251\ : std_logic;
SIGNAL \Memory_1|mem~1252_combout\ : std_logic;
SIGNAL \Memory_1|mem~1255_combout\ : std_logic;
SIGNAL \Memory_1|mem~267_regout\ : std_logic;
SIGNAL \Memory_1|mem~219_regout\ : std_logic;
SIGNAL \Memory_1|mem~1242\ : std_logic;
SIGNAL \Memory_1|mem~1243\ : std_logic;
SIGNAL \Memory_1|mem~75_regout\ : std_logic;
SIGNAL \Memory_1|mem~27_regout\ : std_logic;
SIGNAL \Memory_1|mem~1239\ : std_logic;
SIGNAL \Memory_1|mem~1240\ : std_logic;
SIGNAL \Memory_1|mem~139_regout\ : std_logic;
SIGNAL \Memory_1|mem~91_regout\ : std_logic;
SIGNAL \Memory_1|mem~1237\ : std_logic;
SIGNAL \Memory_1|mem~1238\ : std_logic;
SIGNAL \Memory_1|mem~1241_combout\ : std_logic;
SIGNAL \Memory_1|mem~203_regout\ : std_logic;
SIGNAL \Memory_1|mem~155_regout\ : std_logic;
SIGNAL \Memory_1|mem~1235\ : std_logic;
SIGNAL \Memory_1|mem~1236\ : std_logic;
SIGNAL \Memory_1|mem~1244_combout\ : std_logic;
SIGNAL \Memory_1|mem~507_regout\ : std_logic;
SIGNAL \Memory_1|mem~315_regout\ : std_logic;
SIGNAL \Memory_1|mem~1225\ : std_logic;
SIGNAL \Memory_1|mem~1226\ : std_logic;
SIGNAL \Memory_1|mem~491_regout\ : std_logic;
SIGNAL \Memory_1|mem~299_regout\ : std_logic;
SIGNAL \Memory_1|mem~1227\ : std_logic;
SIGNAL \Memory_1|mem~1228\ : std_logic;
SIGNAL \Memory_1|mem~475_regout\ : std_logic;
SIGNAL \Memory_1|mem~283_regout\ : std_logic;
SIGNAL \Memory_1|mem~1229\ : std_logic;
SIGNAL \Memory_1|mem~1230\ : std_logic;
SIGNAL \Memory_1|mem~1231_combout\ : std_logic;
SIGNAL \Memory_1|mem~331_regout\ : std_logic;
SIGNAL \Memory_1|mem~1232\ : std_logic;
SIGNAL \Memory_1|mem~523_regout\ : std_logic;
SIGNAL \Memory_1|mem~1233\ : std_logic;
SIGNAL \Memory_1|mem~1234_combout\ : std_logic;
SIGNAL \Memory_1|mem~1245_combout\ : std_logic;
SIGNAL \Memory_1|mem~1256\ : std_logic;
SIGNAL \Mux_T1|Op[4]~20\ : std_logic;
SIGNAL \Mux_T2|Op[4]~37\ : std_logic;
SIGNAL \Mux_T1|Op[4]~21\ : std_logic;
SIGNAL \Mux_Mem_D|Op[4]~4\ : std_logic;
SIGNAL \Memory_1|mem~779_regout\ : std_logic;
SIGNAL \Memory_1|mem~731_regout\ : std_logic;
SIGNAL \Memory_1|mem~1222\ : std_logic;
SIGNAL \Memory_1|mem~1223\ : std_logic;
SIGNAL \Memory_1|mem~651_regout\ : std_logic;
SIGNAL \Memory_1|mem~603_regout\ : std_logic;
SIGNAL \Memory_1|mem~1215\ : std_logic;
SIGNAL \Memory_1|mem~1216\ : std_logic;
SIGNAL \Memory_1|mem~715_regout\ : std_logic;
SIGNAL \Memory_1|mem~667_regout\ : std_logic;
SIGNAL \Memory_1|mem~1217\ : std_logic;
SIGNAL \Memory_1|mem~1218\ : std_logic;
SIGNAL \Memory_1|mem~587_regout\ : std_logic;
SIGNAL \Memory_1|mem~539_regout\ : std_logic;
SIGNAL \Memory_1|mem~1219\ : std_logic;
SIGNAL \Memory_1|mem~1220\ : std_logic;
SIGNAL \Memory_1|mem~1221_combout\ : std_logic;
SIGNAL \Memory_1|mem~1224_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[1]~5_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[1]~6_combout\ : std_logic;
SIGNAL \RF|Equal0~0_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[3]~12\ : std_logic;
SIGNAL \Mux_T2|Op[3]~21\ : std_logic;
SIGNAL \Mux_T1|Op[3]~14\ : std_logic;
SIGNAL \Mux_T1|Op[3]~15_combout\ : std_logic;
SIGNAL \Mux_T1|Op[3]~12\ : std_logic;
SIGNAL \Mux_T2|Op[3]~23\ : std_logic;
SIGNAL \Mux_T1|Op[3]~13\ : std_logic;
SIGNAL \Mux_Mem_A|Op[3]~3_combout\ : std_logic;
SIGNAL \Memory_1|mem~1737_combout\ : std_logic;
SIGNAL \Memory_1|mem~1753_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[1]~1\ : std_logic;
SIGNAL \Memory_1|mem~520_regout\ : std_logic;
SIGNAL \Memory_1|mem~328_regout\ : std_logic;
SIGNAL \Memory_1|mem~1096\ : std_logic;
SIGNAL \Memory_1|mem~1097\ : std_logic;
SIGNAL \Memory_1|mem~504_regout\ : std_logic;
SIGNAL \Memory_1|mem~312_regout\ : std_logic;
SIGNAL \Memory_1|mem~1089\ : std_logic;
SIGNAL \Memory_1|mem~1090\ : std_logic;
SIGNAL \Memory_1|mem~488_regout\ : std_logic;
SIGNAL \Memory_1|mem~296_regout\ : std_logic;
SIGNAL \Memory_1|mem~1091\ : std_logic;
SIGNAL \Memory_1|mem~1092\ : std_logic;
SIGNAL \Memory_1|mem~472_regout\ : std_logic;
SIGNAL \Memory_1|mem~280_regout\ : std_logic;
SIGNAL \Memory_1|mem~1093\ : std_logic;
SIGNAL \Memory_1|mem~1094\ : std_logic;
SIGNAL \Memory_1|mem~1095_combout\ : std_logic;
SIGNAL \Memory_1|mem~1098_combout\ : std_logic;
SIGNAL \Memory_1|mem~264_regout\ : std_logic;
SIGNAL \Memory_1|mem~216_regout\ : std_logic;
SIGNAL \Memory_1|mem~1116\ : std_logic;
SIGNAL \Memory_1|mem~1117\ : std_logic;
SIGNAL \Memory_1|mem~200_regout\ : std_logic;
SIGNAL \Memory_1|mem~152_regout\ : std_logic;
SIGNAL \Memory_1|mem~1109\ : std_logic;
SIGNAL \Memory_1|mem~1110\ : std_logic;
SIGNAL \Memory_1|mem~136_regout\ : std_logic;
SIGNAL \Memory_1|mem~88_regout\ : std_logic;
SIGNAL \Memory_1|mem~1111\ : std_logic;
SIGNAL \Memory_1|mem~1112\ : std_logic;
SIGNAL \Memory_1|mem~72_regout\ : std_logic;
SIGNAL \Memory_1|mem~24_regout\ : std_logic;
SIGNAL \Memory_1|mem~1113\ : std_logic;
SIGNAL \Memory_1|mem~1114\ : std_logic;
SIGNAL \Memory_1|mem~1115_combout\ : std_logic;
SIGNAL \Memory_1|mem~1118_combout\ : std_logic;
SIGNAL \Memory_1|mem~776_regout\ : std_logic;
SIGNAL \Memory_1|mem~728_regout\ : std_logic;
SIGNAL \Memory_1|mem~1106\ : std_logic;
SIGNAL \Memory_1|mem~1107\ : std_logic;
SIGNAL \Memory_1|mem~648_regout\ : std_logic;
SIGNAL \Memory_1|mem~600_regout\ : std_logic;
SIGNAL \Memory_1|mem~1099\ : std_logic;
SIGNAL \Memory_1|mem~1100\ : std_logic;
SIGNAL \Memory_1|mem~712_regout\ : std_logic;
SIGNAL \Memory_1|mem~664_regout\ : std_logic;
SIGNAL \Memory_1|mem~1101\ : std_logic;
SIGNAL \Memory_1|mem~1102\ : std_logic;
SIGNAL \Memory_1|mem~536_regout\ : std_logic;
SIGNAL \Memory_1|mem~1103\ : std_logic;
SIGNAL \Memory_1|mem~584_regout\ : std_logic;
SIGNAL \Memory_1|mem~1104\ : std_logic;
SIGNAL \Memory_1|mem~1105_combout\ : std_logic;
SIGNAL \Memory_1|mem~1108_combout\ : std_logic;
SIGNAL \Memory_1|mem~1119_combout\ : std_logic;
SIGNAL \Memory_1|mem~1000_regout\ : std_logic;
SIGNAL \Memory_1|mem~808_regout\ : std_logic;
SIGNAL \Memory_1|mem~1120\ : std_logic;
SIGNAL \Memory_1|mem~1121\ : std_logic;
SIGNAL \Memory_1|mem~1032_regout\ : std_logic;
SIGNAL \Memory_1|mem~840_regout\ : std_logic;
SIGNAL \Memory_1|mem~1127\ : std_logic;
SIGNAL \Memory_1|mem~1128\ : std_logic;
SIGNAL \Memory_1|mem~1016_regout\ : std_logic;
SIGNAL \Memory_1|mem~824_regout\ : std_logic;
SIGNAL \Memory_1|mem~1122\ : std_logic;
SIGNAL \Memory_1|mem~1123\ : std_logic;
SIGNAL \Memory_1|mem~984_regout\ : std_logic;
SIGNAL \Memory_1|mem~792_regout\ : std_logic;
SIGNAL \Memory_1|mem~1124\ : std_logic;
SIGNAL \Memory_1|mem~1125\ : std_logic;
SIGNAL \Memory_1|mem~1126_combout\ : std_logic;
SIGNAL \Memory_1|mem~1129_combout\ : std_logic;
SIGNAL \Memory_1|mem~1130_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~27_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~29\ : std_logic;
SIGNAL \Mux_T1|Op[8]~34\ : std_logic;
SIGNAL \Mux_T2|Op[8]~56\ : std_logic;
SIGNAL \Mux_T1|Op[8]~35_combout\ : std_logic;
SIGNAL \Memory_1|mem~655_regout\ : std_logic;
SIGNAL \Memory_1|mem~607_regout\ : std_logic;
SIGNAL \Memory_1|mem~1383\ : std_logic;
SIGNAL \Memory_1|mem~1384\ : std_logic;
SIGNAL \Memory_1|mem~783_regout\ : std_logic;
SIGNAL \Memory_1|mem~735_regout\ : std_logic;
SIGNAL \Memory_1|mem~1390\ : std_logic;
SIGNAL \Memory_1|mem~1391\ : std_logic;
SIGNAL \Memory_1|mem~719_regout\ : std_logic;
SIGNAL \Memory_1|mem~671_regout\ : std_logic;
SIGNAL \Memory_1|mem~1385\ : std_logic;
SIGNAL \Memory_1|mem~1386\ : std_logic;
SIGNAL \Memory_1|mem~591_regout\ : std_logic;
SIGNAL \Memory_1|mem~543_regout\ : std_logic;
SIGNAL \Memory_1|mem~1387\ : std_logic;
SIGNAL \Memory_1|mem~1388\ : std_logic;
SIGNAL \Memory_1|mem~1389_combout\ : std_logic;
SIGNAL \Memory_1|mem~1392_combout\ : std_logic;
SIGNAL \Memory_1|mem~527_regout\ : std_logic;
SIGNAL \Memory_1|mem~335_regout\ : std_logic;
SIGNAL \Memory_1|mem~1400\ : std_logic;
SIGNAL \Memory_1|mem~1401\ : std_logic;
SIGNAL \Memory_1|mem~511_regout\ : std_logic;
SIGNAL \Memory_1|mem~319_regout\ : std_logic;
SIGNAL \Memory_1|mem~1393\ : std_logic;
SIGNAL \Memory_1|mem~1394\ : std_logic;
SIGNAL \Memory_1|mem~495_regout\ : std_logic;
SIGNAL \Memory_1|mem~303_regout\ : std_logic;
SIGNAL \Memory_1|mem~1395\ : std_logic;
SIGNAL \Memory_1|mem~1396\ : std_logic;
SIGNAL \Memory_1|mem~479_regout\ : std_logic;
SIGNAL \Memory_1|mem~287_regout\ : std_logic;
SIGNAL \Memory_1|mem~1397\ : std_logic;
SIGNAL \Memory_1|mem~1398\ : std_logic;
SIGNAL \Memory_1|mem~1399_combout\ : std_logic;
SIGNAL \Memory_1|mem~1402_combout\ : std_logic;
SIGNAL \Memory_1|mem~223_regout\ : std_logic;
SIGNAL \Memory_1|mem~1410\ : std_logic;
SIGNAL \Memory_1|mem~271_regout\ : std_logic;
SIGNAL \Memory_1|mem~1411\ : std_logic;
SIGNAL \Memory_1|mem~79_regout\ : std_logic;
SIGNAL \Memory_1|mem~31_regout\ : std_logic;
SIGNAL \Memory_1|mem~1407\ : std_logic;
SIGNAL \Memory_1|mem~1408\ : std_logic;
SIGNAL \Memory_1|mem~143_regout\ : std_logic;
SIGNAL \Memory_1|mem~95_regout\ : std_logic;
SIGNAL \Memory_1|mem~1405\ : std_logic;
SIGNAL \Memory_1|mem~1406\ : std_logic;
SIGNAL \Memory_1|mem~1409_combout\ : std_logic;
SIGNAL \Memory_1|mem~207_regout\ : std_logic;
SIGNAL \Memory_1|mem~159_regout\ : std_logic;
SIGNAL \Memory_1|mem~1403\ : std_logic;
SIGNAL \Memory_1|mem~1404\ : std_logic;
SIGNAL \Memory_1|mem~1412_combout\ : std_logic;
SIGNAL \Memory_1|mem~1413_combout\ : std_logic;
SIGNAL \Memory_1|mem~1424\ : std_logic;
SIGNAL \Mux_T1|Op[8]~32\ : std_logic;
SIGNAL \Mux_T2|Op[8]~58\ : std_logic;
SIGNAL \Mux_T1|Op[8]~33\ : std_logic;
SIGNAL \inc|Add0~35_combout\ : std_logic;
SIGNAL \ALU_1|Op[8]~12_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~28\ : std_logic;
SIGNAL \Mux_T2|Op[8]~57\ : std_logic;
SIGNAL \Mux_T2|Op[8]~59\ : std_logic;
SIGNAL \Mux_T2|Op[8]~60_combout\ : std_logic;
SIGNAL \Mux_T2|Op[8]~61_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[8]~8\ : std_logic;
SIGNAL \Memory_1|mem~1039_regout\ : std_logic;
SIGNAL \Memory_1|mem~847_regout\ : std_logic;
SIGNAL \Memory_1|mem~1421\ : std_logic;
SIGNAL \Memory_1|mem~1422\ : std_logic;
SIGNAL \Memory_1|mem~1007_regout\ : std_logic;
SIGNAL \Memory_1|mem~815_regout\ : std_logic;
SIGNAL \Memory_1|mem~1414\ : std_logic;
SIGNAL \Memory_1|mem~1415\ : std_logic;
SIGNAL \Memory_1|mem~1023_regout\ : std_logic;
SIGNAL \Memory_1|mem~831_regout\ : std_logic;
SIGNAL \Memory_1|mem~1416\ : std_logic;
SIGNAL \Memory_1|mem~1417\ : std_logic;
SIGNAL \Memory_1|mem~991_regout\ : std_logic;
SIGNAL \Memory_1|mem~799_regout\ : std_logic;
SIGNAL \Memory_1|mem~1418\ : std_logic;
SIGNAL \Memory_1|mem~1419\ : std_logic;
SIGNAL \Memory_1|mem~1420_combout\ : std_logic;
SIGNAL \Memory_1|mem~1423_combout\ : std_logic;
SIGNAL \Mux_RF_A2|Op[2]~0_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[0]~6\ : std_logic;
SIGNAL \Mux_T2|Op[0]~7\ : std_logic;
SIGNAL \Mux_T2|Op[0]~8\ : std_logic;
SIGNAL \Mux_T2|Op[0]~9\ : std_logic;
SIGNAL \Mux_T1|Op[0]~4\ : std_logic;
SIGNAL \Mux_T2|Op[0]~10\ : std_logic;
SIGNAL \Mux_T2|Op[0]~11_combout\ : std_logic;
SIGNAL \ALU_1|Op[0]~19_combout\ : std_logic;
SIGNAL \Mux_T2|Op[0]~12_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[0]~4_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[0]~5\ : std_logic;
SIGNAL \Mux_T1|Op[0]~6\ : std_logic;
SIGNAL \Mux_T1|Op[0]~7_combout\ : std_logic;
SIGNAL \Mux_T1|Op[0]~5\ : std_logic;
SIGNAL \Mux_Mem_A|Op[0]~1_combout\ : std_logic;
SIGNAL \inc|Add0~47\ : std_logic;
SIGNAL \inc|Add0~47COUT1_83\ : std_logic;
SIGNAL \inc|Add0~50_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~38_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~39_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~41\ : std_logic;
SIGNAL \Mux_T2|Op[11]~77\ : std_logic;
SIGNAL \Mux_T2|Op[11]~78\ : std_logic;
SIGNAL \Memory_1|mem~658_regout\ : std_logic;
SIGNAL \Memory_1|mem~610_regout\ : std_logic;
SIGNAL \Memory_1|mem~1519\ : std_logic;
SIGNAL \Memory_1|mem~1520\ : std_logic;
SIGNAL \Memory_1|mem~786_regout\ : std_logic;
SIGNAL \Memory_1|mem~738_regout\ : std_logic;
SIGNAL \Memory_1|mem~1526\ : std_logic;
SIGNAL \Memory_1|mem~1527\ : std_logic;
SIGNAL \Memory_1|mem~594_regout\ : std_logic;
SIGNAL \Memory_1|mem~546_regout\ : std_logic;
SIGNAL \Memory_1|mem~1523\ : std_logic;
SIGNAL \Memory_1|mem~1524\ : std_logic;
SIGNAL \Memory_1|mem~722_regout\ : std_logic;
SIGNAL \Memory_1|mem~674_regout\ : std_logic;
SIGNAL \Memory_1|mem~1521\ : std_logic;
SIGNAL \Memory_1|mem~1522\ : std_logic;
SIGNAL \Memory_1|mem~1525_combout\ : std_logic;
SIGNAL \Memory_1|mem~1528_combout\ : std_logic;
SIGNAL \Memory_1|mem~210_regout\ : std_logic;
SIGNAL \Memory_1|mem~162_regout\ : std_logic;
SIGNAL \Memory_1|mem~1529\ : std_logic;
SIGNAL \Memory_1|mem~1530\ : std_logic;
SIGNAL \Memory_1|mem~274_regout\ : std_logic;
SIGNAL \Memory_1|mem~226_regout\ : std_logic;
SIGNAL \Memory_1|mem~1536\ : std_logic;
SIGNAL \Memory_1|mem~1537\ : std_logic;
SIGNAL \Memory_1|mem~146_regout\ : std_logic;
SIGNAL \Memory_1|mem~98_regout\ : std_logic;
SIGNAL \Memory_1|mem~1531\ : std_logic;
SIGNAL \Memory_1|mem~1532\ : std_logic;
SIGNAL \Memory_1|mem~82_regout\ : std_logic;
SIGNAL \Memory_1|mem~34_regout\ : std_logic;
SIGNAL \Memory_1|mem~1533\ : std_logic;
SIGNAL \Memory_1|mem~1534\ : std_logic;
SIGNAL \Memory_1|mem~1535_combout\ : std_logic;
SIGNAL \Memory_1|mem~1538_combout\ : std_logic;
SIGNAL \Memory_1|mem~1539_combout\ : std_logic;
SIGNAL \Memory_1|mem~530_regout\ : std_logic;
SIGNAL \Memory_1|mem~338_regout\ : std_logic;
SIGNAL \Memory_1|mem~1516\ : std_logic;
SIGNAL \Memory_1|mem~1517\ : std_logic;
SIGNAL \Memory_1|mem~498_regout\ : std_logic;
SIGNAL \Memory_1|mem~306_regout\ : std_logic;
SIGNAL \Memory_1|mem~1511\ : std_logic;
SIGNAL \Memory_1|mem~1512\ : std_logic;
SIGNAL \Memory_1|mem~482_regout\ : std_logic;
SIGNAL \Memory_1|mem~290_regout\ : std_logic;
SIGNAL \Memory_1|mem~1513\ : std_logic;
SIGNAL \Memory_1|mem~1514\ : std_logic;
SIGNAL \Memory_1|mem~1515_combout\ : std_logic;
SIGNAL \Memory_1|mem~514_regout\ : std_logic;
SIGNAL \Memory_1|mem~322_regout\ : std_logic;
SIGNAL \Memory_1|mem~1509\ : std_logic;
SIGNAL \Memory_1|mem~1510\ : std_logic;
SIGNAL \Memory_1|mem~1518_combout\ : std_logic;
SIGNAL \Memory_1|mem~1550\ : std_logic;
SIGNAL \Mux_T2|Op[11]~79\ : std_logic;
SIGNAL \Mux_T1|Op[11]~44\ : std_logic;
SIGNAL \Mux_T2|Op[11]~80\ : std_logic;
SIGNAL \Mux_T2|Op[11]~81_combout\ : std_logic;
SIGNAL \Mux_T2|Op[11]~82_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[11]~22_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[11]~23_combout\ : std_logic;
SIGNAL \ALU_1|c~25_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[11]~11_combout\ : std_logic;
SIGNAL \ALU_1|c~33_combout\ : std_logic;
SIGNAL \ALU_1|sum~10_combout\ : std_logic;
SIGNAL \ALU_1|Op[11]~15_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~40\ : std_logic;
SIGNAL \Mux_T1|Op[11]~46\ : std_logic;
SIGNAL \Mux_T1|Op[11]~47_combout\ : std_logic;
SIGNAL \Mux_T1|Op[11]~45\ : std_logic;
SIGNAL \Mux_Mem_D|Op[11]~11\ : std_logic;
SIGNAL \Memory_1|mem~1042_regout\ : std_logic;
SIGNAL \Memory_1|mem~850_regout\ : std_logic;
SIGNAL \Memory_1|mem~1547\ : std_logic;
SIGNAL \Memory_1|mem~1548\ : std_logic;
SIGNAL \Memory_1|mem~1010_regout\ : std_logic;
SIGNAL \Memory_1|mem~818_regout\ : std_logic;
SIGNAL \Memory_1|mem~1540\ : std_logic;
SIGNAL \Memory_1|mem~1541\ : std_logic;
SIGNAL \Memory_1|mem~1026_regout\ : std_logic;
SIGNAL \Memory_1|mem~834_regout\ : std_logic;
SIGNAL \Memory_1|mem~1542\ : std_logic;
SIGNAL \Memory_1|mem~1543\ : std_logic;
SIGNAL \Memory_1|mem~994_regout\ : std_logic;
SIGNAL \Memory_1|mem~802_regout\ : std_logic;
SIGNAL \Memory_1|mem~1544\ : std_logic;
SIGNAL \Memory_1|mem~1545\ : std_logic;
SIGNAL \Memory_1|mem~1546_combout\ : std_logic;
SIGNAL \Memory_1|mem~1549_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[2]~2_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[2]~3_combout\ : std_logic;
SIGNAL \inc|Add0~0_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[1]~3\ : std_logic;
SIGNAL \Mux_T1|Op[1]~2\ : std_logic;
SIGNAL \Mux_T2|Op[1]~0\ : std_logic;
SIGNAL \Mux_T1|Op[1]~3_combout\ : std_logic;
SIGNAL \Mux_T1|Op[1]~0\ : std_logic;
SIGNAL \Mux_T2|Op[1]~2\ : std_logic;
SIGNAL \Mux_T1|Op[1]~1\ : std_logic;
SIGNAL \Mux_RF_D3|Op[1]~1_combout\ : std_logic;
SIGNAL \ALU_1|c~36_combout\ : std_logic;
SIGNAL \ALU_1|Op[1]~6_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[1]~2\ : std_logic;
SIGNAL \Mux_T2|Op[1]~1\ : std_logic;
SIGNAL \Mux_T2|Op[1]~3\ : std_logic;
SIGNAL \Mux_T2|Op[1]~4_combout\ : std_logic;
SIGNAL \Mux_T2|Op[1]~5_combout\ : std_logic;
SIGNAL \Mux_Mem_A|Op[1]~0_combout\ : std_logic;
SIGNAL \Memory_1|mem~528_regout\ : std_logic;
SIGNAL \Memory_1|mem~336_regout\ : std_logic;
SIGNAL \Memory_1|mem~1432\ : std_logic;
SIGNAL \Memory_1|mem~1433\ : std_logic;
SIGNAL \Memory_1|mem~512_regout\ : std_logic;
SIGNAL \Memory_1|mem~320_regout\ : std_logic;
SIGNAL \Memory_1|mem~1425\ : std_logic;
SIGNAL \Memory_1|mem~1426\ : std_logic;
SIGNAL \Memory_1|mem~304_regout\ : std_logic;
SIGNAL \Memory_1|mem~1427\ : std_logic;
SIGNAL \Memory_1|mem~496_regout\ : std_logic;
SIGNAL \Memory_1|mem~1428\ : std_logic;
SIGNAL \Memory_1|mem~480_regout\ : std_logic;
SIGNAL \Memory_1|mem~288_regout\ : std_logic;
SIGNAL \Memory_1|mem~1429\ : std_logic;
SIGNAL \Memory_1|mem~1430\ : std_logic;
SIGNAL \Memory_1|mem~1431_combout\ : std_logic;
SIGNAL \Memory_1|mem~1434_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[0]~5_combout\ : std_logic;
SIGNAL \inc|Add0~5_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[2]~9\ : std_logic;
SIGNAL \Mux_T1|Op[2]~8\ : std_logic;
SIGNAL \Mux_T2|Op[2]~16\ : std_logic;
SIGNAL \Mux_T1|Op[2]~9\ : std_logic;
SIGNAL \Mux_T1|Op[2]~10\ : std_logic;
SIGNAL \Mux_T2|Op[2]~14\ : std_logic;
SIGNAL \Mux_T1|Op[2]~11_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[2]~7_combout\ : std_logic;
SIGNAL \ALU_1|Op[2]~7_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[2]~8\ : std_logic;
SIGNAL \Mux_T2|Op[2]~15\ : std_logic;
SIGNAL \Mux_T2|Op[2]~17\ : std_logic;
SIGNAL \Mux_T2|Op[2]~18_combout\ : std_logic;
SIGNAL \Mux_T2|Op[2]~19_combout\ : std_logic;
SIGNAL \Mux_Mem_A|Op[2]~2_combout\ : std_logic;
SIGNAL \Memory_1|mem~654_regout\ : std_logic;
SIGNAL \Memory_1|mem~606_regout\ : std_logic;
SIGNAL \Memory_1|mem~1351\ : std_logic;
SIGNAL \Memory_1|mem~1352\ : std_logic;
SIGNAL \Memory_1|mem~782_regout\ : std_logic;
SIGNAL \Memory_1|mem~734_regout\ : std_logic;
SIGNAL \Memory_1|mem~1358\ : std_logic;
SIGNAL \Memory_1|mem~1359\ : std_logic;
SIGNAL \Memory_1|mem~670_regout\ : std_logic;
SIGNAL \Memory_1|mem~1353\ : std_logic;
SIGNAL \Memory_1|mem~718_regout\ : std_logic;
SIGNAL \Memory_1|mem~1354\ : std_logic;
SIGNAL \Memory_1|mem~590_regout\ : std_logic;
SIGNAL \Memory_1|mem~542_regout\ : std_logic;
SIGNAL \Memory_1|mem~1355\ : std_logic;
SIGNAL \Memory_1|mem~1356\ : std_logic;
SIGNAL \Memory_1|mem~1357_combout\ : std_logic;
SIGNAL \Memory_1|mem~1360_combout\ : std_logic;
SIGNAL \Memory_1|mem~158_regout\ : std_logic;
SIGNAL \Memory_1|mem~1361\ : std_logic;
SIGNAL \Memory_1|mem~206_regout\ : std_logic;
SIGNAL \Memory_1|mem~1362\ : std_logic;
SIGNAL \Memory_1|mem~270_regout\ : std_logic;
SIGNAL \Memory_1|mem~222_regout\ : std_logic;
SIGNAL \Memory_1|mem~1368\ : std_logic;
SIGNAL \Memory_1|mem~1369\ : std_logic;
SIGNAL \Memory_1|mem~30_regout\ : std_logic;
SIGNAL \Memory_1|mem~1365\ : std_logic;
SIGNAL \Memory_1|mem~78_regout\ : std_logic;
SIGNAL \Memory_1|mem~1366\ : std_logic;
SIGNAL \Memory_1|mem~142_regout\ : std_logic;
SIGNAL \Memory_1|mem~94_regout\ : std_logic;
SIGNAL \Memory_1|mem~1363\ : std_logic;
SIGNAL \Memory_1|mem~1364\ : std_logic;
SIGNAL \Memory_1|mem~1367_combout\ : std_logic;
SIGNAL \Memory_1|mem~1370_combout\ : std_logic;
SIGNAL \Memory_1|mem~1371_combout\ : std_logic;
SIGNAL \Mux_RF_A2|Op[1]~1_combout\ : std_logic;
SIGNAL \Mux_T2|Op[5]~28\ : std_logic;
SIGNAL \Mux_T2|Op[5]~29\ : std_logic;
SIGNAL \Mux_T2|Op[5]~31\ : std_logic;
SIGNAL \Mux_T2|Op[5]~32_combout\ : std_logic;
SIGNAL \Mux_T2|Op[5]~33_combout\ : std_logic;
SIGNAL \Mux_Mem_A|Op[5]~4_combout\ : std_logic;
SIGNAL \T2_reg|Op[1]~0_combout\ : std_logic;
SIGNAL \T2_reg|Op[1]~1_combout\ : std_logic;
SIGNAL \Mux_T2|Op[3]~22\ : std_logic;
SIGNAL \Mux_T2|Op[3]~24\ : std_logic;
SIGNAL \Mux_T2|Op[3]~25_combout\ : std_logic;
SIGNAL \Mux_T2|Op[3]~26_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[3]~1_combout\ : std_logic;
SIGNAL \ALU_1|c~18_combout\ : std_logic;
SIGNAL \ALU_1|Op[4]~9_combout\ : std_logic;
SIGNAL \Mux_T2|Op[4]~36\ : std_logic;
SIGNAL \Mux_T2|Op[4]~38\ : std_logic;
SIGNAL \Mux_T2|Op[4]~39_combout\ : std_logic;
SIGNAL \Mux_T2|Op[4]~40_combout\ : std_logic;
SIGNAL \Mux_Mem_A|Op[4]~5_combout\ : std_logic;
SIGNAL \Memory_1|mem~780_regout\ : std_logic;
SIGNAL \Memory_1|mem~732_regout\ : std_logic;
SIGNAL \Memory_1|mem~1274\ : std_logic;
SIGNAL \Memory_1|mem~1275\ : std_logic;
SIGNAL \Memory_1|mem~652_regout\ : std_logic;
SIGNAL \Memory_1|mem~604_regout\ : std_logic;
SIGNAL \Memory_1|mem~1267\ : std_logic;
SIGNAL \Memory_1|mem~1268\ : std_logic;
SIGNAL \Memory_1|mem~588_regout\ : std_logic;
SIGNAL \Memory_1|mem~540_regout\ : std_logic;
SIGNAL \Memory_1|mem~1271\ : std_logic;
SIGNAL \Memory_1|mem~1272\ : std_logic;
SIGNAL \Memory_1|mem~716_regout\ : std_logic;
SIGNAL \Memory_1|mem~668_regout\ : std_logic;
SIGNAL \Memory_1|mem~1269\ : std_logic;
SIGNAL \Memory_1|mem~1270\ : std_logic;
SIGNAL \Memory_1|mem~1273_combout\ : std_logic;
SIGNAL \Memory_1|mem~1276_combout\ : std_logic;
SIGNAL \Memory_1|mem~268_regout\ : std_logic;
SIGNAL \Memory_1|mem~220_regout\ : std_logic;
SIGNAL \Memory_1|mem~1284\ : std_logic;
SIGNAL \Memory_1|mem~1285\ : std_logic;
SIGNAL \Memory_1|mem~204_regout\ : std_logic;
SIGNAL \Memory_1|mem~156_regout\ : std_logic;
SIGNAL \Memory_1|mem~1277\ : std_logic;
SIGNAL \Memory_1|mem~1278\ : std_logic;
SIGNAL \Memory_1|mem~76_regout\ : std_logic;
SIGNAL \Memory_1|mem~28_regout\ : std_logic;
SIGNAL \Memory_1|mem~1281\ : std_logic;
SIGNAL \Memory_1|mem~1282\ : std_logic;
SIGNAL \Memory_1|mem~140_regout\ : std_logic;
SIGNAL \Memory_1|mem~92_regout\ : std_logic;
SIGNAL \Memory_1|mem~1279\ : std_logic;
SIGNAL \Memory_1|mem~1280\ : std_logic;
SIGNAL \Memory_1|mem~1283_combout\ : std_logic;
SIGNAL \Memory_1|mem~1286_combout\ : std_logic;
SIGNAL \Memory_1|mem~1287_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[5]~12_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~2_combout\ : std_logic;
SIGNAL \ALU_1|sum~2_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~3_combout\ : std_logic;
SIGNAL \ALU_1|sum~4_combout\ : std_logic;
SIGNAL \ALU_1|sum~16_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~0_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~1_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~4_combout\ : std_logic;
SIGNAL \inc|Add0~52\ : std_logic;
SIGNAL \inc|Add0~52COUT1_84\ : std_logic;
SIGNAL \inc|Add0~55_combout\ : std_logic;
SIGNAL \Mux_T2|Op[12]~84\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~42_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~43_combout\ : std_logic;
SIGNAL \Mux_T2|Op[12]~85\ : std_logic;
SIGNAL \Mux_T2|Op[12]~86\ : std_logic;
SIGNAL \Mux_T1|Op[12]~48\ : std_logic;
SIGNAL \Mux_T2|Op[12]~87\ : std_logic;
SIGNAL \Mux_T2|Op[12]~88_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[12]~12\ : std_logic;
SIGNAL \Memory_1|mem~787_regout\ : std_logic;
SIGNAL \Memory_1|mem~739_regout\ : std_logic;
SIGNAL \Memory_1|mem~1558\ : std_logic;
SIGNAL \Memory_1|mem~1559\ : std_logic;
SIGNAL \Memory_1|mem~659_regout\ : std_logic;
SIGNAL \Memory_1|mem~611_regout\ : std_logic;
SIGNAL \Memory_1|mem~1551\ : std_logic;
SIGNAL \Memory_1|mem~1552\ : std_logic;
SIGNAL \Memory_1|mem~723_regout\ : std_logic;
SIGNAL \Memory_1|mem~675_regout\ : std_logic;
SIGNAL \Memory_1|mem~1553\ : std_logic;
SIGNAL \Memory_1|mem~1554\ : std_logic;
SIGNAL \Memory_1|mem~595_regout\ : std_logic;
SIGNAL \Memory_1|mem~547_regout\ : std_logic;
SIGNAL \Memory_1|mem~1555\ : std_logic;
SIGNAL \Memory_1|mem~1556\ : std_logic;
SIGNAL \Memory_1|mem~1557_combout\ : std_logic;
SIGNAL \Memory_1|mem~1560_combout\ : std_logic;
SIGNAL \Memory_1|mem~227_regout\ : std_logic;
SIGNAL \Memory_1|mem~1578\ : std_logic;
SIGNAL \Memory_1|mem~275_regout\ : std_logic;
SIGNAL \Memory_1|mem~1579\ : std_logic;
SIGNAL \Memory_1|mem~211_regout\ : std_logic;
SIGNAL \Memory_1|mem~163_regout\ : std_logic;
SIGNAL \Memory_1|mem~1571\ : std_logic;
SIGNAL \Memory_1|mem~1572\ : std_logic;
SIGNAL \Memory_1|mem~83_regout\ : std_logic;
SIGNAL \Memory_1|mem~35_regout\ : std_logic;
SIGNAL \Memory_1|mem~1575\ : std_logic;
SIGNAL \Memory_1|mem~1576\ : std_logic;
SIGNAL \Memory_1|mem~147_regout\ : std_logic;
SIGNAL \Memory_1|mem~99_regout\ : std_logic;
SIGNAL \Memory_1|mem~1573\ : std_logic;
SIGNAL \Memory_1|mem~1574\ : std_logic;
SIGNAL \Memory_1|mem~1577_combout\ : std_logic;
SIGNAL \Memory_1|mem~1580_combout\ : std_logic;
SIGNAL \Memory_1|mem~483_regout\ : std_logic;
SIGNAL \Memory_1|mem~291_regout\ : std_logic;
SIGNAL \Memory_1|mem~1565\ : std_logic;
SIGNAL \Memory_1|mem~1566\ : std_logic;
SIGNAL \Memory_1|mem~499_regout\ : std_logic;
SIGNAL \Memory_1|mem~307_regout\ : std_logic;
SIGNAL \Memory_1|mem~1563\ : std_logic;
SIGNAL \Memory_1|mem~1564\ : std_logic;
SIGNAL \Memory_1|mem~1567_combout\ : std_logic;
SIGNAL \Memory_1|mem~531_regout\ : std_logic;
SIGNAL \Memory_1|mem~339_regout\ : std_logic;
SIGNAL \Memory_1|mem~1568\ : std_logic;
SIGNAL \Memory_1|mem~1569\ : std_logic;
SIGNAL \Memory_1|mem~515_regout\ : std_logic;
SIGNAL \Memory_1|mem~323_regout\ : std_logic;
SIGNAL \Memory_1|mem~1561\ : std_logic;
SIGNAL \Memory_1|mem~1562\ : std_logic;
SIGNAL \Memory_1|mem~1570_combout\ : std_logic;
SIGNAL \Memory_1|mem~1581_combout\ : std_logic;
SIGNAL \Memory_1|mem~851_regout\ : std_logic;
SIGNAL \Memory_1|mem~1589\ : std_logic;
SIGNAL \Memory_1|mem~1043_regout\ : std_logic;
SIGNAL \Memory_1|mem~1590\ : std_logic;
SIGNAL \Memory_1|mem~1011_regout\ : std_logic;
SIGNAL \Memory_1|mem~819_regout\ : std_logic;
SIGNAL \Memory_1|mem~1582\ : std_logic;
SIGNAL \Memory_1|mem~1583\ : std_logic;
SIGNAL \Memory_1|mem~1027_regout\ : std_logic;
SIGNAL \Memory_1|mem~835_regout\ : std_logic;
SIGNAL \Memory_1|mem~1584\ : std_logic;
SIGNAL \Memory_1|mem~1585\ : std_logic;
SIGNAL \Memory_1|mem~995_regout\ : std_logic;
SIGNAL \Memory_1|mem~803_regout\ : std_logic;
SIGNAL \Memory_1|mem~1586\ : std_logic;
SIGNAL \Memory_1|mem~1587\ : std_logic;
SIGNAL \Memory_1|mem~1588_combout\ : std_logic;
SIGNAL \Memory_1|mem~1591_combout\ : std_logic;
SIGNAL \Memory_1|mem~1592\ : std_logic;
SIGNAL \Mux_T2|Op[12]~89_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[12]~24_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[12]~25_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[12]~12_combout\ : std_logic;
SIGNAL \ALU_1|c~26_combout\ : std_logic;
SIGNAL \ALU_1|Op[12]~16_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~44\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~45\ : std_logic;
SIGNAL \Mux_T1|Op[12]~50\ : std_logic;
SIGNAL \Mux_T1|Op[12]~51_combout\ : std_logic;
SIGNAL \Mux_T1|Op[12]~49\ : std_logic;
SIGNAL \inc|Add0~57\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~50_combout\ : std_logic;
SIGNAL \inc|Add0~60_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~46_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~47_combout\ : std_logic;
SIGNAL \Mux_T2|Op[13]~91\ : std_logic;
SIGNAL \Mux_T2|Op[13]~92\ : std_logic;
SIGNAL \Mux_T2|Op[13]~93\ : std_logic;
SIGNAL \Mux_T2|Op[13]~94\ : std_logic;
SIGNAL \Mux_Mem_D|Op[13]~13\ : std_logic;
SIGNAL \Memory_1|mem~1012_regout\ : std_logic;
SIGNAL \Memory_1|mem~820_regout\ : std_logic;
SIGNAL \Memory_1|mem~1624\ : std_logic;
SIGNAL \Memory_1|mem~1625\ : std_logic;
SIGNAL \Memory_1|mem~1044_regout\ : std_logic;
SIGNAL \Memory_1|mem~852_regout\ : std_logic;
SIGNAL \Memory_1|mem~1631\ : std_logic;
SIGNAL \Memory_1|mem~1632\ : std_logic;
SIGNAL \Memory_1|mem~996_regout\ : std_logic;
SIGNAL \Memory_1|mem~804_regout\ : std_logic;
SIGNAL \Memory_1|mem~1628\ : std_logic;
SIGNAL \Memory_1|mem~1629\ : std_logic;
SIGNAL \Memory_1|mem~1028_regout\ : std_logic;
SIGNAL \Memory_1|mem~836_regout\ : std_logic;
SIGNAL \Memory_1|mem~1626\ : std_logic;
SIGNAL \Memory_1|mem~1627\ : std_logic;
SIGNAL \Memory_1|mem~1630_combout\ : std_logic;
SIGNAL \Memory_1|mem~1633_combout\ : std_logic;
SIGNAL \Memory_1|mem~788_regout\ : std_logic;
SIGNAL \Memory_1|mem~740_regout\ : std_logic;
SIGNAL \Memory_1|mem~1610\ : std_logic;
SIGNAL \Memory_1|mem~1611\ : std_logic;
SIGNAL \Memory_1|mem~724_regout\ : std_logic;
SIGNAL \Memory_1|mem~676_regout\ : std_logic;
SIGNAL \Memory_1|mem~1605\ : std_logic;
SIGNAL \Memory_1|mem~1606\ : std_logic;
SIGNAL \Memory_1|mem~596_regout\ : std_logic;
SIGNAL \Memory_1|mem~548_regout\ : std_logic;
SIGNAL \Memory_1|mem~1607\ : std_logic;
SIGNAL \Memory_1|mem~1608\ : std_logic;
SIGNAL \Memory_1|mem~1609_combout\ : std_logic;
SIGNAL \Memory_1|mem~660_regout\ : std_logic;
SIGNAL \Memory_1|mem~612_regout\ : std_logic;
SIGNAL \Memory_1|mem~1603\ : std_logic;
SIGNAL \Memory_1|mem~1604\ : std_logic;
SIGNAL \Memory_1|mem~1612_combout\ : std_logic;
SIGNAL \Memory_1|mem~212_regout\ : std_logic;
SIGNAL \Memory_1|mem~164_regout\ : std_logic;
SIGNAL \Memory_1|mem~1613\ : std_logic;
SIGNAL \Memory_1|mem~1614\ : std_logic;
SIGNAL \Memory_1|mem~276_regout\ : std_logic;
SIGNAL \Memory_1|mem~228_regout\ : std_logic;
SIGNAL \Memory_1|mem~1620\ : std_logic;
SIGNAL \Memory_1|mem~1621\ : std_logic;
SIGNAL \Memory_1|mem~148_regout\ : std_logic;
SIGNAL \Memory_1|mem~100_regout\ : std_logic;
SIGNAL \Memory_1|mem~1615\ : std_logic;
SIGNAL \Memory_1|mem~1616\ : std_logic;
SIGNAL \Memory_1|mem~84_regout\ : std_logic;
SIGNAL \Memory_1|mem~36_regout\ : std_logic;
SIGNAL \Memory_1|mem~1617\ : std_logic;
SIGNAL \Memory_1|mem~1618\ : std_logic;
SIGNAL \Memory_1|mem~1619_combout\ : std_logic;
SIGNAL \Memory_1|mem~1622_combout\ : std_logic;
SIGNAL \Memory_1|mem~1623_combout\ : std_logic;
SIGNAL \Memory_1|mem~516_regout\ : std_logic;
SIGNAL \Memory_1|mem~324_regout\ : std_logic;
SIGNAL \Memory_1|mem~1593\ : std_logic;
SIGNAL \Memory_1|mem~1594\ : std_logic;
SIGNAL \Memory_1|mem~532_regout\ : std_logic;
SIGNAL \Memory_1|mem~340_regout\ : std_logic;
SIGNAL \Memory_1|mem~1600\ : std_logic;
SIGNAL \Memory_1|mem~1601\ : std_logic;
SIGNAL \Memory_1|mem~484_regout\ : std_logic;
SIGNAL \Memory_1|mem~292_regout\ : std_logic;
SIGNAL \Memory_1|mem~1597\ : std_logic;
SIGNAL \Memory_1|mem~1598\ : std_logic;
SIGNAL \Memory_1|mem~500_regout\ : std_logic;
SIGNAL \Memory_1|mem~308_regout\ : std_logic;
SIGNAL \Memory_1|mem~1595\ : std_logic;
SIGNAL \Memory_1|mem~1596\ : std_logic;
SIGNAL \Memory_1|mem~1599_combout\ : std_logic;
SIGNAL \Memory_1|mem~1602_combout\ : std_logic;
SIGNAL \Memory_1|mem~1634\ : std_logic;
SIGNAL \Mux_T2|Op[13]~95_combout\ : std_logic;
SIGNAL \Mux_T2|Op[13]~96_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[13]~13_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[13]~26_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[13]~27_combout\ : std_logic;
SIGNAL \ALU_1|c~27_combout\ : std_logic;
SIGNAL \ALU_1|c~34_combout\ : std_logic;
SIGNAL \ALU_1|sum~11_combout\ : std_logic;
SIGNAL \ALU_1|Op[13]~17_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~48\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~49\ : std_logic;
SIGNAL \Mux_T1|Op[13]~52\ : std_logic;
SIGNAL \Mux_T1|Op[13]~53\ : std_logic;
SIGNAL \Mux_T1|Op[13]~54\ : std_logic;
SIGNAL \Mux_T1|Op[13]~55_combout\ : std_logic;
SIGNAL \inc|Add0~62\ : std_logic;
SIGNAL \inc|Add0~62COUT1_85\ : std_logic;
SIGNAL \inc|Add0~65_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~51_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~53\ : std_logic;
SIGNAL \Mux_T1|Op[14]~56\ : std_logic;
SIGNAL \Mux_T2|Op[14]~100\ : std_logic;
SIGNAL \Mux_T2|Op[14]~101\ : std_logic;
SIGNAL \Mux_T2|Op[14]~98\ : std_logic;
SIGNAL \Mux_T2|Op[14]~99\ : std_logic;
SIGNAL \Mux_T2|Op[14]~102_combout\ : std_logic;
SIGNAL \Mux_Mem_D|Op[14]~14\ : std_logic;
SIGNAL \Memory_1|mem~1013_regout\ : std_logic;
SIGNAL \Memory_1|mem~821_regout\ : std_logic;
SIGNAL \Memory_1|mem~1666\ : std_logic;
SIGNAL \Memory_1|mem~1667\ : std_logic;
SIGNAL \Memory_1|mem~1045_regout\ : std_logic;
SIGNAL \Memory_1|mem~853_regout\ : std_logic;
SIGNAL \Memory_1|mem~1673\ : std_logic;
SIGNAL \Memory_1|mem~1674\ : std_logic;
SIGNAL \Memory_1|mem~997_regout\ : std_logic;
SIGNAL \Memory_1|mem~805_regout\ : std_logic;
SIGNAL \Memory_1|mem~1670\ : std_logic;
SIGNAL \Memory_1|mem~1671\ : std_logic;
SIGNAL \Memory_1|mem~1029_regout\ : std_logic;
SIGNAL \Memory_1|mem~837_regout\ : std_logic;
SIGNAL \Memory_1|mem~1668\ : std_logic;
SIGNAL \Memory_1|mem~1669\ : std_logic;
SIGNAL \Memory_1|mem~1672_combout\ : std_logic;
SIGNAL \Memory_1|mem~1675_combout\ : std_logic;
SIGNAL \Memory_1|mem~613_regout\ : std_logic;
SIGNAL \Memory_1|mem~1635\ : std_logic;
SIGNAL \Memory_1|mem~661_regout\ : std_logic;
SIGNAL \Memory_1|mem~1636\ : std_logic;
SIGNAL \Memory_1|mem~789_regout\ : std_logic;
SIGNAL \Memory_1|mem~741_regout\ : std_logic;
SIGNAL \Memory_1|mem~1642\ : std_logic;
SIGNAL \Memory_1|mem~1643\ : std_logic;
SIGNAL \Memory_1|mem~725_regout\ : std_logic;
SIGNAL \Memory_1|mem~677_regout\ : std_logic;
SIGNAL \Memory_1|mem~1637\ : std_logic;
SIGNAL \Memory_1|mem~1638\ : std_logic;
SIGNAL \Memory_1|mem~597_regout\ : std_logic;
SIGNAL \Memory_1|mem~549_regout\ : std_logic;
SIGNAL \Memory_1|mem~1639\ : std_logic;
SIGNAL \Memory_1|mem~1640\ : std_logic;
SIGNAL \Memory_1|mem~1641_combout\ : std_logic;
SIGNAL \Memory_1|mem~1644_combout\ : std_logic;
SIGNAL \Memory_1|mem~277_regout\ : std_logic;
SIGNAL \Memory_1|mem~229_regout\ : std_logic;
SIGNAL \Memory_1|mem~1662\ : std_logic;
SIGNAL \Memory_1|mem~1663\ : std_logic;
SIGNAL \Memory_1|mem~213_regout\ : std_logic;
SIGNAL \Memory_1|mem~165_regout\ : std_logic;
SIGNAL \Memory_1|mem~1655\ : std_logic;
SIGNAL \Memory_1|mem~1656\ : std_logic;
SIGNAL \Memory_1|mem~85_regout\ : std_logic;
SIGNAL \Memory_1|mem~37_regout\ : std_logic;
SIGNAL \Memory_1|mem~1659\ : std_logic;
SIGNAL \Memory_1|mem~1660\ : std_logic;
SIGNAL \Memory_1|mem~149_regout\ : std_logic;
SIGNAL \Memory_1|mem~101_regout\ : std_logic;
SIGNAL \Memory_1|mem~1657\ : std_logic;
SIGNAL \Memory_1|mem~1658\ : std_logic;
SIGNAL \Memory_1|mem~1661_combout\ : std_logic;
SIGNAL \Memory_1|mem~1664_combout\ : std_logic;
SIGNAL \Memory_1|mem~501_regout\ : std_logic;
SIGNAL \Memory_1|mem~309_regout\ : std_logic;
SIGNAL \Memory_1|mem~1647\ : std_logic;
SIGNAL \Memory_1|mem~1648\ : std_logic;
SIGNAL \Memory_1|mem~485_regout\ : std_logic;
SIGNAL \Memory_1|mem~293_regout\ : std_logic;
SIGNAL \Memory_1|mem~1649\ : std_logic;
SIGNAL \Memory_1|mem~1650\ : std_logic;
SIGNAL \Memory_1|mem~1651_combout\ : std_logic;
SIGNAL \Memory_1|mem~517_regout\ : std_logic;
SIGNAL \Memory_1|mem~325_regout\ : std_logic;
SIGNAL \Memory_1|mem~1645\ : std_logic;
SIGNAL \Memory_1|mem~1646\ : std_logic;
SIGNAL \Memory_1|mem~533_regout\ : std_logic;
SIGNAL \Memory_1|mem~341_regout\ : std_logic;
SIGNAL \Memory_1|mem~1652\ : std_logic;
SIGNAL \Memory_1|mem~1653\ : std_logic;
SIGNAL \Memory_1|mem~1654_combout\ : std_logic;
SIGNAL \Memory_1|mem~1665_combout\ : std_logic;
SIGNAL \Memory_1|mem~1676\ : std_logic;
SIGNAL \Mux_T2|Op[14]~103_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[14]~14_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[14]~28_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[14]~29_combout\ : std_logic;
SIGNAL \ALU_1|c~28_combout\ : std_logic;
SIGNAL \ALU_1|Op[14]~18_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~52\ : std_logic;
SIGNAL \Mux_T1|Op[14]~58\ : std_logic;
SIGNAL \Mux_T1|Op[14]~59_combout\ : std_logic;
SIGNAL \Mux_T1|Op[14]~57\ : std_logic;
SIGNAL \inc|Add0~67\ : std_logic;
SIGNAL \inc|Add0~67COUT1_86\ : std_logic;
SIGNAL \inc|Add0~70_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~54_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~55_combout\ : std_logic;
SIGNAL \Mux_T2|Op[15]~106\ : std_logic;
SIGNAL \Mux_T2|Op[15]~107\ : std_logic;
SIGNAL \Mux_T1|Op[15]~60\ : std_logic;
SIGNAL \Mux_T2|Op[15]~108\ : std_logic;
SIGNAL \Mux_Mem_D|Op[15]~15\ : std_logic;
SIGNAL \Memory_1|mem~1046_regout\ : std_logic;
SIGNAL \Memory_1|mem~854_regout\ : std_logic;
SIGNAL \Memory_1|mem~1715\ : std_logic;
SIGNAL \Memory_1|mem~1716\ : std_logic;
SIGNAL \Memory_1|mem~1014_regout\ : std_logic;
SIGNAL \Memory_1|mem~822_regout\ : std_logic;
SIGNAL \Memory_1|mem~1708\ : std_logic;
SIGNAL \Memory_1|mem~1709\ : std_logic;
SIGNAL \Memory_1|mem~1030_regout\ : std_logic;
SIGNAL \Memory_1|mem~838_regout\ : std_logic;
SIGNAL \Memory_1|mem~1710\ : std_logic;
SIGNAL \Memory_1|mem~1711\ : std_logic;
SIGNAL \Memory_1|mem~998_regout\ : std_logic;
SIGNAL \Memory_1|mem~806_regout\ : std_logic;
SIGNAL \Memory_1|mem~1712\ : std_logic;
SIGNAL \Memory_1|mem~1713\ : std_logic;
SIGNAL \Memory_1|mem~1714_combout\ : std_logic;
SIGNAL \Memory_1|mem~1717_combout\ : std_logic;
SIGNAL \Memory_1|mem~534_regout\ : std_logic;
SIGNAL \Memory_1|mem~342_regout\ : std_logic;
SIGNAL \Memory_1|mem~1684\ : std_logic;
SIGNAL \Memory_1|mem~1685\ : std_logic;
SIGNAL \Memory_1|mem~518_regout\ : std_logic;
SIGNAL \Memory_1|mem~326_regout\ : std_logic;
SIGNAL \Memory_1|mem~1677\ : std_logic;
SIGNAL \Memory_1|mem~1678\ : std_logic;
SIGNAL \Memory_1|mem~486_regout\ : std_logic;
SIGNAL \Memory_1|mem~294_regout\ : std_logic;
SIGNAL \Memory_1|mem~1681\ : std_logic;
SIGNAL \Memory_1|mem~1682\ : std_logic;
SIGNAL \Memory_1|mem~502_regout\ : std_logic;
SIGNAL \Memory_1|mem~310_regout\ : std_logic;
SIGNAL \Memory_1|mem~1679\ : std_logic;
SIGNAL \Memory_1|mem~1680\ : std_logic;
SIGNAL \Memory_1|mem~1683_combout\ : std_logic;
SIGNAL \Memory_1|mem~1686_combout\ : std_logic;
SIGNAL \Memory_1|mem~790_regout\ : std_logic;
SIGNAL \Memory_1|mem~742_regout\ : std_logic;
SIGNAL \Memory_1|mem~1694\ : std_logic;
SIGNAL \Memory_1|mem~1695\ : std_logic;
SIGNAL \Memory_1|mem~662_regout\ : std_logic;
SIGNAL \Memory_1|mem~614_regout\ : std_logic;
SIGNAL \Memory_1|mem~1687\ : std_logic;
SIGNAL \Memory_1|mem~1688\ : std_logic;
SIGNAL \Memory_1|mem~598_regout\ : std_logic;
SIGNAL \Memory_1|mem~550_regout\ : std_logic;
SIGNAL \Memory_1|mem~1691\ : std_logic;
SIGNAL \Memory_1|mem~1692\ : std_logic;
SIGNAL \Memory_1|mem~726_regout\ : std_logic;
SIGNAL \Memory_1|mem~678_regout\ : std_logic;
SIGNAL \Memory_1|mem~1689\ : std_logic;
SIGNAL \Memory_1|mem~1690\ : std_logic;
SIGNAL \Memory_1|mem~1693_combout\ : std_logic;
SIGNAL \Memory_1|mem~1696_combout\ : std_logic;
SIGNAL \Memory_1|mem~214_regout\ : std_logic;
SIGNAL \Memory_1|mem~166_regout\ : std_logic;
SIGNAL \Memory_1|mem~1697\ : std_logic;
SIGNAL \Memory_1|mem~1698\ : std_logic;
SIGNAL \Memory_1|mem~278_regout\ : std_logic;
SIGNAL \Memory_1|mem~230_regout\ : std_logic;
SIGNAL \Memory_1|mem~1704\ : std_logic;
SIGNAL \Memory_1|mem~1705\ : std_logic;
SIGNAL \Memory_1|mem~86_regout\ : std_logic;
SIGNAL \Memory_1|mem~38_regout\ : std_logic;
SIGNAL \Memory_1|mem~1701\ : std_logic;
SIGNAL \Memory_1|mem~1702\ : std_logic;
SIGNAL \Memory_1|mem~150_regout\ : std_logic;
SIGNAL \Memory_1|mem~102_regout\ : std_logic;
SIGNAL \Memory_1|mem~1699\ : std_logic;
SIGNAL \Memory_1|mem~1700\ : std_logic;
SIGNAL \Memory_1|mem~1703_combout\ : std_logic;
SIGNAL \Memory_1|mem~1706_combout\ : std_logic;
SIGNAL \Memory_1|mem~1707_combout\ : std_logic;
SIGNAL \Memory_1|mem~1718\ : std_logic;
SIGNAL \Mux_T2|Op[15]~109_combout\ : std_logic;
SIGNAL \Mux_T2|Op[15]~110_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[15]~30_combout\ : std_logic;
SIGNAL \ALU_1|zero~12_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[15]~31_combout\ : std_logic;
SIGNAL \ALU_1|c~29_combout\ : std_logic;
SIGNAL \ALU_1|c~35_combout\ : std_logic;
SIGNAL \ALU_1|sum~12_combout\ : std_logic;
SIGNAL \ALU_1|Op[15]~21_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~56\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~57\ : std_logic;
SIGNAL \Mux_T2|Op[15]~105\ : std_logic;
SIGNAL \Mux_T1|Op[15]~62\ : std_logic;
SIGNAL \Mux_T1|Op[15]~63_combout\ : std_logic;
SIGNAL \Mux_T1|Op[15]~61\ : std_logic;
SIGNAL \Mux_ALU_A|Op[15]~15_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~7_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~5_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~6_combout\ : std_logic;
SIGNAL \ALU_1|Equal5~8_combout\ : std_logic;
SIGNAL \ALU_1|carry~2_combout\ : std_logic;
SIGNAL \ALU_1|c~30_combout\ : std_logic;
SIGNAL \ALU_1|carry~3_combout\ : std_logic;
SIGNAL \ALU_1|carry~combout\ : std_logic;
SIGNAL \carry|Op~regout\ : std_logic;
SIGNAL \wr_z~combout\ : std_logic;
SIGNAL \ALU_1|zero~23_combout\ : std_logic;
SIGNAL \ALU_1|sum~5_combout\ : std_logic;
SIGNAL \ALU_1|zero~15_combout\ : std_logic;
SIGNAL \ALU_1|zero~10_combout\ : std_logic;
SIGNAL \ALU_1|zero~11_combout\ : std_logic;
SIGNAL \ALU_1|zero~6_combout\ : std_logic;
SIGNAL \ALU_1|zero~7_combout\ : std_logic;
SIGNAL \ALU_1|zero~5_combout\ : std_logic;
SIGNAL \ALU_1|zero~1_combout\ : std_logic;
SIGNAL \ALU_1|zero~0_combout\ : std_logic;
SIGNAL \ALU_1|zero~2_combout\ : std_logic;
SIGNAL \ALU_1|zero~3_combout\ : std_logic;
SIGNAL \ALU_1|zero~4_combout\ : std_logic;
SIGNAL \ALU_1|zero~8_combout\ : std_logic;
SIGNAL \ALU_1|zero~13_combout\ : std_logic;
SIGNAL \ALU_1|zero~14_combout\ : std_logic;
SIGNAL \ALU_1|sum~9_combout\ : std_logic;
SIGNAL \ALU_1|zero~16_combout\ : std_logic;
SIGNAL \ALU_1|zero~17_combout\ : std_logic;
SIGNAL \ALU_1|sum~15_combout\ : std_logic;
SIGNAL \ALU_1|sum~13_combout\ : std_logic;
SIGNAL \ALU_1|zero~19_combout\ : std_logic;
SIGNAL \ALU_1|zero~18_combout\ : std_logic;
SIGNAL \ALU_1|sum~14_combout\ : std_logic;
SIGNAL \ALU_1|zero~20_combout\ : std_logic;
SIGNAL \ALU_1|zero~21_combout\ : std_logic;
SIGNAL \ALU_1|zero~22_combout\ : std_logic;
SIGNAL \ALU_1|zero~combout\ : std_logic;
SIGNAL \zero|Op~regout\ : std_logic;
SIGNAL \select_Mux_ALU_B~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \T2_reg|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \T3_reg|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_T2~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \T1_reg|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \IR|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_ALU~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dec~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RF|r7\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_RF_A1~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RF|r0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r6\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_RF_D3~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RF|r5\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_RF_A3~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mux_RF_A3|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALU_1|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inc|Op\ : std_logic_vector(15 DOWNTO 0);

BEGIN

ww_wr_IR <= wr_IR;
ww_wr_RF <= wr_RF;
ww_wr_T1 <= wr_T1;
ww_wr_T2 <= wr_T2;
ww_wr_T3 <= wr_T3;
ww_wr_inc <= wr_inc;
ww_wr_Mem <= wr_Mem;
ww_wr_cy <= wr_cy;
ww_wr_z <= wr_z;
ww_select_Mux_RF_A3 <= select_Mux_RF_A3;
ww_select_Mux_RF_D3 <= select_Mux_RF_D3;
ww_dec <= dec;
ww_select_Mux_RF_A1 <= select_Mux_RF_A1;
ww_select_Mux_ALU_B <= select_Mux_ALU_B;
ww_select_Mux_T2 <= select_Mux_T2;
ww_select_ALU <= select_ALU;
ww_select_Mux_Mem_A <= select_Mux_Mem_A;
ww_select_Mux_Mem_D <= select_Mux_Mem_D;
ww_select_Mux_T1 <= select_Mux_T1;
ww_select_Mux_ALU_A <= select_Mux_ALU_A;
ww_select_Mux_RF_A2 <= select_Mux_RF_A2;
ww_clk <= clk;
cy_Op <= ww_cy_Op;
z_Op <= ww_z_Op;
IR_out <= ww_IR_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_cy~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_cy,
	combout => \wr_cy~combout\);

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU(0),
	combout => \select_ALU~combout\(0));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU(1),
	combout => \select_ALU~combout\(1));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_B[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_B(1),
	combout => \select_Mux_ALU_B~combout\(1));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_Mem_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_Mem_A,
	combout => \select_Mux_Mem_A~combout\);

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_T2[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_T2(0),
	combout => \select_Mux_T2~combout\(0));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_T2[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_T2(1),
	combout => \select_Mux_T2~combout\(1));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_A,
	combout => \select_Mux_ALU_A~combout\);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A2~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A2,
	combout => \select_Mux_RF_A2~combout\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(0),
	combout => \dec~combout\(0));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(1),
	combout => \dec~combout\(1));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(0),
	combout => \select_Mux_RF_D3~combout\(0));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(1),
	combout => \select_Mux_RF_D3~combout\(1));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(2),
	combout => \select_Mux_RF_D3~combout\(2));

-- Location: LC_X1_Y9_N9
\Mux_RF_D3|Op[6]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~0_combout\ = (\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & (\select_Mux_RF_D3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \select_Mux_RF_D3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~0_combout\);

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A1[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A1(1),
	combout => \select_Mux_RF_A1~combout\(1));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A1[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A1(0),
	combout => \select_Mux_RF_A1~combout\(0));

-- Location: LC_X1_Y10_N7
\Mux_RF_A1|Op[0]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[0]~4_combout\ = (\select_Mux_RF_A1~combout\(1) & ((\select_Mux_RF_A1~combout\(0) & ((\dec~combout\(0)))) # (!\select_Mux_RF_A1~combout\(0) & (\IR|Op\(6))))) # (!\select_Mux_RF_A1~combout\(1) & (((!\select_Mux_RF_A1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0af",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(6),
	datab => \dec~combout\(0),
	datac => \select_Mux_RF_A1~combout\(1),
	datad => \select_Mux_RF_A1~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[0]~4_combout\);

-- Location: LC_X11_Y9_N9
\T2_reg|Op[1]~2\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op[1]~2_combout\ = (\select_Mux_T2~combout\(0)) # (((\select_Mux_T2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \T2_reg|Op[1]~2_combout\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(2),
	combout => \dec~combout\(2));

-- Location: LC_X6_Y5_N6
\Mux_RF_D3|Op[8]~26\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~26_combout\ = (\select_Mux_RF_D3~combout\(2) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(0) & (\T2_reg|Op\(8))) # (!\select_Mux_RF_D3~combout\(0) & ((\T1_reg|Op\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(8),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \T1_reg|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~26_combout\);

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_B[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_B(0),
	combout => \select_Mux_ALU_B~combout\(0));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_Mem_D~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_Mem_D,
	combout => \select_Mux_Mem_D~combout\);

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_Mem~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_Mem,
	combout => \wr_Mem~combout\);

-- Location: LC_X7_Y5_N1
\Mux_RF_D3|Op[3]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[3]~10_combout\ = (\select_Mux_RF_D3~combout\(1) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(1) & ((\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(3)))) # (!\select_Mux_RF_D3~combout\(0) & (\T1_reg|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \T1_reg|Op\(3),
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \T2_reg|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[3]~10_combout\);

-- Location: LC_X7_Y8_N3
\inc|Add0~0\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~0_combout\ = \T1_reg|Op\(0) $ ((\T1_reg|Op\(1)))
-- \inc|Add0~2\ = CARRY((\T1_reg|Op\(0) & (\T1_reg|Op\(1))))
-- \inc|Add0~2COUT1_76\ = CARRY((\T1_reg|Op\(0) & (\T1_reg|Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(0),
	datab => \T1_reg|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~0_combout\,
	cout0 => \inc|Add0~2\,
	cout1 => \inc|Add0~2COUT1_76\);

-- Location: LC_X7_Y8_N4
\inc|Add0~5\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~5_combout\ = (\T1_reg|Op\(2) $ ((\inc|Add0~2\)))
-- \inc|Add0~7\ = CARRY(((!\inc|Add0~2COUT1_76\) # (!\T1_reg|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(2),
	cin0 => \inc|Add0~2\,
	cin1 => \inc|Add0~2COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~5_combout\,
	cout => \inc|Add0~7\);

-- Location: LC_X7_Y8_N5
\inc|Add0~10\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~10_combout\ = (\T1_reg|Op\(3) $ ((!\inc|Add0~7\)))
-- \inc|Add0~12\ = CARRY(((\T1_reg|Op\(3) & !\inc|Add0~7\)))
-- \inc|Add0~12COUT1_77\ = CARRY(((\T1_reg|Op\(3) & !\inc|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(3),
	cin => \inc|Add0~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~10_combout\,
	cout0 => \inc|Add0~12\,
	cout1 => \inc|Add0~12COUT1_77\);

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_inc~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_inc,
	combout => \wr_inc~combout\);

-- Location: LC_X3_Y8_N0
\inc|Op[3]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(3) = ((GLOBAL(\wr_inc~combout\) & (\inc|Add0~10_combout\)) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Add0~10_combout\,
	datac => \inc|Op\(3),
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(3));

-- Location: LC_X11_Y4_N9
\Memory_1|mem~314\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[3]~3\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(3))))) # (!\select_Mux_Mem_D~combout\ & (((\T1_reg|Op\(3)))))
-- \Memory_1|mem~314_regout\ = DFFEAS(\Mux_Mem_D|Op[3]~3\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(3),
	datad => \T2_reg|Op\(3),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[3]~3\,
	regout => \Memory_1|mem~314_regout\);

-- Location: LC_X11_Y12_N2
\Memory_1|mem~1745\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1745_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & \Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_A|Op[1]~0_combout\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1745_combout\);

-- Location: LC_X11_Y12_N4
\Memory_1|mem~1786\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1786_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1786_combout\);

-- Location: LC_X19_Y6_N5
\Memory_1|mem~1002\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1002_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1002_regout\);

-- Location: LC_X14_Y10_N1
\Memory_1|mem~1735\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1735_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & !\Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1735_combout\);

-- Location: LC_X18_Y10_N5
\Memory_1|mem~1785\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1785_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1735_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1735_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1785_combout\);

-- Location: LC_X20_Y10_N8
\Memory_1|mem~810\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~810_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~810_regout\);

-- Location: LC_X15_Y7_N8
\Memory_1|mem~1727\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1727_combout\ = (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (\Mux_Mem_A|Op[0]~1_combout\ & \Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1727_combout\);

-- Location: LC_X15_Y7_N4
\Memory_1|mem~1784\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1784_combout\ = (\Memory_1|mem~1727_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1727_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1784_combout\);

-- Location: LC_X17_Y10_N0
\Memory_1|mem~938\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1204\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L916Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~810_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~810_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1204\,
	regout => \Memory_1|mem~938_regout\);

-- Location: LC_X13_Y9_N4
\Memory_1|mem~1721\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1721_combout\ = (!\Mux_Mem_A|Op[1]~0_combout\ & (\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & \Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1721_combout\);

-- Location: LC_X14_Y9_N5
\Memory_1|mem~1783\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1783_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1783_combout\);

-- Location: LC_X17_Y10_N9
\Memory_1|mem~874\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1205\ = (\Memory_1|mem~1204\ & ((\Memory_1|mem~1002_regout\) # ((!\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Memory_1|mem~1204\ & (((F1L852Q & \Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1002_regout\,
	datab => \Memory_1|mem~1204\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1205\,
	regout => \Memory_1|mem~874_regout\);

-- Location: LC_X6_Y12_N5
\Memory_1|mem~1743\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1743_combout\ = (!\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\ & \Mux_Mem_A|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1743_combout\);

-- Location: LC_X6_Y12_N4
\Memory_1|mem~1790\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1790_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1790_combout\);

-- Location: LC_X20_Y9_N2
\Memory_1|mem~1018\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1018_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1018_regout\);

-- Location: LC_X18_Y10_N1
\Memory_1|mem~1789\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1789_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1737_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1737_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1789_combout\);

-- Location: LC_X18_Y10_N0
\Memory_1|mem~826\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~826_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~826_regout\);

-- Location: LC_X15_Y7_N7
\Memory_1|mem~1719\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1719_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & !\Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1719_combout\);

-- Location: LC_X16_Y7_N3
\Memory_1|mem~1788\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1788_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1788_combout\);

-- Location: LC_X16_Y8_N5
\Memory_1|mem~890\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1206\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((F1L868Q))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~826_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~826_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1206\,
	regout => \Memory_1|mem~890_regout\);

-- Location: LC_X15_Y7_N1
\Memory_1|mem~1729\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1729_combout\ = (!\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & \Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1729_combout\);

-- Location: LC_X17_Y7_N7
\Memory_1|mem~1787\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1787_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1729_combout\ & \Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1729_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1787_combout\);

-- Location: LC_X16_Y8_N6
\Memory_1|mem~954\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1207\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1206\ & (\Memory_1|mem~1018_regout\)) # (!\Memory_1|mem~1206\ & ((F1L932Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1206\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1018_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1206\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1207\,
	regout => \Memory_1|mem~954_regout\);

-- Location: LC_X6_Y5_N8
\Memory_1|mem~1747\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1747_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & \Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_A|Op[1]~0_combout\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1747_combout\);

-- Location: LC_X6_Y5_N1
\Memory_1|mem~1794\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1794_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1794_combout\);

-- Location: LC_X17_Y9_N1
\Memory_1|mem~986\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~986_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~986_regout\);

-- Location: LC_X15_Y9_N7
\Memory_1|mem~1739\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1739_combout\ = (!\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[2]~2_combout\ & !\Mux_Mem_A|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1739_combout\);

-- Location: LC_X16_Y6_N4
\Memory_1|mem~1793\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1793_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1793_combout\);

-- Location: LC_X19_Y4_N2
\Memory_1|mem~794\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~794_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~794_regout\);

-- Location: LC_X14_Y5_N1
\Memory_1|mem~1723\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1723_combout\ = (!\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & !\Mux_Mem_A|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1723_combout\);

-- Location: LC_X14_Y5_N5
\Memory_1|mem~1792\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1792_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1792_combout\);

-- Location: LC_X17_Y8_N1
\Memory_1|mem~858\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1208\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L836Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~794_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~794_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1208\,
	regout => \Memory_1|mem~858_regout\);

-- Location: LC_X18_Y9_N9
\Memory_1|mem~1731\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1731_combout\ = (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & \Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1731_combout\);

-- Location: LC_X18_Y9_N3
\Memory_1|mem~1791\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1791_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1791_combout\);

-- Location: LC_X17_Y8_N4
\Memory_1|mem~922\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1209\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1208\ & (\Memory_1|mem~986_regout\)) # (!\Memory_1|mem~1208\ & ((F1L900Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1208\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~986_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1208\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1209\,
	regout => \Memory_1|mem~922_regout\);

-- Location: LC_X16_Y8_N4
\Memory_1|mem~1210\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1210_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((\Memory_1|mem~1207\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1209\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1207\,
	datad => \Memory_1|mem~1209\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1210_combout\);

-- Location: LC_X12_Y9_N5
\Memory_1|mem~1749\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1749_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[3]~3_combout\ & (\Mux_Mem_A|Op[2]~2_combout\ & \Mux_Mem_A|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1749_combout\);

-- Location: LC_X16_Y6_N7
\Memory_1|mem~1798\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1798_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1798_combout\);

-- Location: LC_X8_Y4_N5
\Memory_1|mem~1034\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1034_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1034_regout\);

-- Location: LC_X18_Y7_N0
\Memory_1|mem~1741\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1741_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & !\Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1741_combout\);

-- Location: LC_X18_Y5_N9
\Memory_1|mem~1797\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1797_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1797_combout\);

-- Location: LC_X17_Y4_N8
\Memory_1|mem~842\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~842_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~842_regout\);

-- Location: LC_X18_Y8_N5
\Memory_1|mem~1733\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1733_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[0]~1_combout\ & \Mux_Mem_A|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1733_combout\);

-- Location: LC_X17_Y7_N6
\Memory_1|mem~1796\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1796_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1796_combout\);

-- Location: LC_X10_Y8_N3
\Memory_1|mem~970\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1211\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L948Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~842_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~842_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1211\,
	regout => \Memory_1|mem~970_regout\);

-- Location: LC_X9_Y7_N0
\Memory_1|mem~1725\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1725_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & (\Mux_Mem_A|Op[0]~1_combout\ & \Mux_Mem_A|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1725_combout\);

-- Location: LC_X9_Y7_N5
\Memory_1|mem~1795\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1795_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1725_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1725_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1795_combout\);

-- Location: LC_X8_Y4_N1
\Memory_1|mem~906\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1212\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1211\ & (\Memory_1|mem~1034_regout\)) # (!\Memory_1|mem~1211\ & ((F1L884Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1211\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1034_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1211\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1212\,
	regout => \Memory_1|mem~906_regout\);

-- Location: LC_X12_Y8_N4
\Memory_1|mem~1213\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1213_combout\ = (\Memory_1|mem~1210_combout\ & (((\Memory_1|mem~1212\) # (!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1210_combout\ & (\Memory_1|mem~1205\ & (\Mux_Mem_A|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1205\,
	datab => \Memory_1|mem~1210_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1212\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1213_combout\);

-- Location: LC_X16_Y6_N3
\Memory_1|mem~1766\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1766_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1766_combout\);

-- Location: LC_X19_Y4_N7
\Memory_1|mem~522\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~522_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~522_regout\);

-- Location: LC_X17_Y7_N3
\Memory_1|mem~1765\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1765_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1741_combout\ & !\Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1741_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1765_combout\);

-- Location: LC_X6_Y4_N5
\Memory_1|mem~330\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~330_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~330_regout\);

-- Location: LC_X9_Y7_N8
\Memory_1|mem~1764\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1764_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1725_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1725_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1764_combout\);

-- Location: LC_X10_Y4_N8
\Memory_1|mem~394\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1180\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L372Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~330_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~330_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1180\,
	regout => \Memory_1|mem~394_regout\);

-- Location: LC_X17_Y7_N5
\Memory_1|mem~1763\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1763_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1763_combout\);

-- Location: LC_X10_Y4_N0
\Memory_1|mem~458\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1181\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1180\ & (\Memory_1|mem~522_regout\)) # (!\Memory_1|mem~1180\ & ((F1L436Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1180\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~522_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1180\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1181\,
	regout => \Memory_1|mem~458_regout\);

-- Location: LC_X6_Y12_N7
\Memory_1|mem~1754\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1754_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1754_combout\);

-- Location: LC_X11_Y5_N3
\Memory_1|mem~506\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~506_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~506_regout\);

-- Location: LC_X15_Y7_N6
\Memory_1|mem~1752\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1752_combout\ = (\wr_Mem~combout\ & (\Memory_1|mem~1729_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Memory_1|mem~1729_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1752_combout\);

-- Location: LC_X11_Y4_N7
\Memory_1|mem~442\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1173\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L420Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~314_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~314_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1173\,
	regout => \Memory_1|mem~442_regout\);

-- Location: LC_X15_Y7_N0
\Memory_1|mem~1751\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1751_combout\ = (\wr_Mem~combout\ & (\Memory_1|mem~1719_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Memory_1|mem~1719_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1751_combout\);

-- Location: LC_X11_Y5_N1
\Memory_1|mem~378\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1174\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1173\ & (\Memory_1|mem~506_regout\)) # (!\Memory_1|mem~1173\ & ((F1L356Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1173\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~506_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1173\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1174\,
	regout => \Memory_1|mem~378_regout\);

-- Location: LC_X11_Y12_N0
\Memory_1|mem~1758\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1758_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1758_combout\);

-- Location: LC_X11_Y7_N2
\Memory_1|mem~490\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~490_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~490_regout\);

-- Location: LC_X16_Y10_N7
\Memory_1|mem~1757\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1757_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1757_combout\);

-- Location: LC_X16_Y10_N1
\Memory_1|mem~298\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~298_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~298_regout\);

-- Location: LC_X14_Y9_N8
\Memory_1|mem~1756\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1756_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1756_combout\);

-- Location: LC_X11_Y10_N8
\Memory_1|mem~362\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1175\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L340Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~298_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~298_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1175\,
	regout => \Memory_1|mem~362_regout\);

-- Location: LC_X14_Y9_N1
\Memory_1|mem~1755\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1755_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1755_combout\);

-- Location: LC_X11_Y7_N7
\Memory_1|mem~426\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1176\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1175\ & (\Memory_1|mem~490_regout\)) # (!\Memory_1|mem~1175\ & ((F1L404Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1175\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~490_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1175\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1176\,
	regout => \Memory_1|mem~426_regout\);

-- Location: LC_X6_Y5_N9
\Memory_1|mem~1762\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1762_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1762_combout\);

-- Location: LC_X10_Y5_N9
\Memory_1|mem~474\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~474_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~474_regout\);

-- Location: LC_X16_Y6_N8
\Memory_1|mem~1761\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1761_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1761_combout\);

-- Location: LC_X9_Y5_N7
\Memory_1|mem~282\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~282_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~282_regout\);

-- Location: LC_X14_Y6_N8
\Memory_1|mem~1760\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1760_combout\ = (\Memory_1|mem~1731_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1731_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1760_combout\);

-- Location: LC_X9_Y5_N0
\Memory_1|mem~410\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1177\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L388Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~282_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~282_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1177\,
	regout => \Memory_1|mem~410_regout\);

-- Location: LC_X14_Y5_N9
\Memory_1|mem~1759\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1759_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1759_combout\);

-- Location: LC_X10_Y5_N8
\Memory_1|mem~346\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1178\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1177\ & (\Memory_1|mem~474_regout\)) # (!\Memory_1|mem~1177\ & ((F1L324Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1177\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~474_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1177\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1178\,
	regout => \Memory_1|mem~346_regout\);

-- Location: LC_X12_Y5_N1
\Memory_1|mem~1179\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1179_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1176\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1178\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1176\,
	datad => \Memory_1|mem~1178\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1179_combout\);

-- Location: LC_X12_Y5_N0
\Memory_1|mem~1182\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1182_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1179_combout\ & (\Memory_1|mem~1181\)) # (!\Memory_1|mem~1179_combout\ & ((\Memory_1|mem~1174\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1181\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1174\,
	datad => \Memory_1|mem~1179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1182_combout\);

-- Location: LC_X18_Y9_N4
\Memory_1|mem~1732\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1732_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1732_combout\);

-- Location: LC_X15_Y12_N8
\Memory_1|mem~666\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~666_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~666_regout\);

-- Location: LC_X16_Y10_N4
\Memory_1|mem~1730\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1730_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1729_combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \wr_Mem~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1729_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \wr_Mem~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1730_combout\);

-- Location: LC_X11_Y11_N3
\Memory_1|mem~698\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1185\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L676Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~666_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~666_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1185\,
	regout => \Memory_1|mem~698_regout\);

-- Location: LC_X18_Y10_N9
\Memory_1|mem~1734\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1734_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1733_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1733_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1734_combout\);

-- Location: LC_X16_Y12_N9
\Memory_1|mem~714\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~714_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~714_regout\);

-- Location: LC_X14_Y9_N4
\Memory_1|mem~1728\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1728_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1728_combout\);

-- Location: LC_X11_Y11_N4
\Memory_1|mem~682\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1186\ = (\Memory_1|mem~1185\ & (((\Memory_1|mem~714_regout\)) # (!\Mux_Mem_A|Op[0]~1_combout\))) # (!\Memory_1|mem~1185\ & (\Mux_Mem_A|Op[0]~1_combout\ & (F1L660Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1185\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~714_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1186\,
	regout => \Memory_1|mem~682_regout\);

-- Location: LC_X17_Y7_N4
\Memory_1|mem~1742\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1742_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1741_combout\ & \Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1741_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1742_combout\);

-- Location: LC_X16_Y12_N1
\Memory_1|mem~586\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~586_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~586_regout\);

-- Location: LC_X16_Y7_N6
\Memory_1|mem~1740\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1740_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1740_combout\);

-- Location: LC_X15_Y13_N6
\Memory_1|mem~538\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~538_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~538_regout\);

-- Location: LC_X18_Y10_N4
\Memory_1|mem~1738\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1738_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1737_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1737_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1738_combout\);

-- Location: LC_X15_Y11_N3
\Memory_1|mem~570\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1187\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L548Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~538_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~538_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1187\,
	regout => \Memory_1|mem~570_regout\);

-- Location: LC_X16_Y10_N6
\Memory_1|mem~1736\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1736_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1736_combout\);

-- Location: LC_X15_Y11_N4
\Memory_1|mem~554\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1188\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1187\ & (\Memory_1|mem~586_regout\)) # (!\Memory_1|mem~1187\ & ((F1L532Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1187\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~586_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1187\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1188\,
	regout => \Memory_1|mem~554_regout\);

-- Location: LC_X11_Y11_N6
\Memory_1|mem~1189\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1189_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1186\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1188\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1186\,
	datad => \Memory_1|mem~1188\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1189_combout\);

-- Location: LC_X9_Y7_N3
\Memory_1|mem~1726\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1726_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1725_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1725_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1726_combout\);

-- Location: LC_X18_Y13_N4
\Memory_1|mem~650\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~650_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~650_regout\);

-- Location: LC_X14_Y5_N2
\Memory_1|mem~1724\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1724_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1724_combout\);

-- Location: LC_X13_Y13_N6
\Memory_1|mem~602\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~602_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~602_regout\);

-- Location: LC_X14_Y9_N0
\Memory_1|mem~1722\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1722_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1722_combout\);

-- Location: LC_X14_Y13_N8
\Memory_1|mem~618\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1183\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L596Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~602_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~602_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1183\,
	regout => \Memory_1|mem~618_regout\);

-- Location: LC_X16_Y7_N4
\Memory_1|mem~1720\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1720_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1720_combout\);

-- Location: LC_X14_Y13_N7
\Memory_1|mem~634\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1184\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1183\ & (\Memory_1|mem~650_regout\)) # (!\Memory_1|mem~1183\ & ((F1L612Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1183\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~650_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1183\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1184\,
	regout => \Memory_1|mem~634_regout\);

-- Location: LC_X16_Y6_N5
\Memory_1|mem~1750\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1750_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1750_combout\);

-- Location: LC_X19_Y10_N2
\Memory_1|mem~778\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~778_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~778_regout\);

-- Location: LC_X6_Y5_N2
\Memory_1|mem~1748\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1748_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1748_combout\);

-- Location: LC_X19_Y11_N3
\Memory_1|mem~730\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~730_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~730_regout\);

-- Location: LC_X11_Y12_N5
\Memory_1|mem~1746\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1746_combout\ = (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1746_combout\);

-- Location: LC_X18_Y11_N0
\Memory_1|mem~746\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1190\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L724Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~730_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~730_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1190\,
	regout => \Memory_1|mem~746_regout\);

-- Location: LC_X6_Y12_N6
\Memory_1|mem~1744\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1744_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1744_combout\);

-- Location: LC_X18_Y11_N1
\Memory_1|mem~762\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1191\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1190\ & (\Memory_1|mem~778_regout\)) # (!\Memory_1|mem~1190\ & ((F1L740Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1190\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~778_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1190\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1191\,
	regout => \Memory_1|mem~762_regout\);

-- Location: LC_X11_Y11_N1
\Memory_1|mem~1192\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1192_combout\ = (\Memory_1|mem~1189_combout\ & (((\Memory_1|mem~1191\) # (!\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Memory_1|mem~1189_combout\ & (\Memory_1|mem~1184\ & ((\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1189_combout\,
	datab => \Memory_1|mem~1184\,
	datac => \Memory_1|mem~1191\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1192_combout\);

-- Location: LC_X6_Y5_N7
\Memory_1|mem~1781\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1781_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1781_combout\);

-- Location: LC_X3_Y10_N1
\Memory_1|mem~218\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~218_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~218_regout\);

-- Location: LC_X6_Y12_N8
\Memory_1|mem~1780\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1780_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1780_combout\);

-- Location: LC_X4_Y11_N4
\Memory_1|mem~250\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1200\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L228Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~218_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~218_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1200\,
	regout => \Memory_1|mem~250_regout\);

-- Location: LC_X12_Y9_N8
\Memory_1|mem~1782\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1782_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1749_combout\ & !\Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1749_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1782_combout\);

-- Location: LC_X4_Y4_N5
\Memory_1|mem~266\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~266_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~266_regout\);

-- Location: LC_X11_Y12_N9
\Memory_1|mem~1779\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1779_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1779_combout\);

-- Location: LC_X4_Y11_N5
\Memory_1|mem~234\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1201\ = (\Memory_1|mem~1200\ & ((\Memory_1|mem~266_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1200\ & (((F1L212Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1200\,
	datab => \Memory_1|mem~266_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1201\,
	regout => \Memory_1|mem~234_regout\);

-- Location: LC_X17_Y7_N9
\Memory_1|mem~1770\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1770_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1770_combout\);

-- Location: LC_X19_Y5_N7
\Memory_1|mem~202\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~202_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~202_regout\);

-- Location: LC_X18_Y9_N1
\Memory_1|mem~1769\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1769_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1769_combout\);

-- Location: LC_X17_Y3_N1
\Memory_1|mem~154\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~154_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~154_regout\);

-- Location: LC_X15_Y7_N9
\Memory_1|mem~1768\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1768_combout\ = (\Memory_1|mem~1727_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1727_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1768_combout\);

-- Location: LC_X14_Y7_N9
\Memory_1|mem~170\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1193\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L148Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~154_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~154_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1193\,
	regout => \Memory_1|mem~170_regout\);

-- Location: LC_X15_Y7_N5
\Memory_1|mem~1767\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1767_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1767_combout\);

-- Location: LC_X14_Y7_N2
\Memory_1|mem~186\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1194\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1193\ & (\Memory_1|mem~202_regout\)) # (!\Memory_1|mem~1193\ & ((F1L164Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1193\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~202_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1193\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1194\,
	regout => \Memory_1|mem~186_regout\);

-- Location: LC_X9_Y7_N6
\Memory_1|mem~1774\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1774_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1725_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1725_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1774_combout\);

-- Location: LC_X12_Y10_N5
\Memory_1|mem~138\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~138_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~138_regout\);

-- Location: LC_X14_Y5_N0
\Memory_1|mem~1773\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1773_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & \Memory_1|mem~1723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \wr_Mem~combout\,
	datad => \Memory_1|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1773_combout\);

-- Location: LC_X12_Y12_N6
\Memory_1|mem~90\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~90_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~90_regout\);

-- Location: LC_X12_Y7_N8
\Memory_1|mem~1772\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1772_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & \Memory_1|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Memory_1|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1772_combout\);

-- Location: LC_X12_Y11_N0
\Memory_1|mem~122\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1195\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L100Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~90_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~90_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1195\,
	regout => \Memory_1|mem~122_regout\);

-- Location: LC_X13_Y9_N5
\Memory_1|mem~1771\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1771_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1771_combout\);

-- Location: LC_X12_Y11_N1
\Memory_1|mem~106\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1196\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1195\ & (\Memory_1|mem~138_regout\)) # (!\Memory_1|mem~1195\ & ((F1L84Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1195\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~138_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1195\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1196\,
	regout => \Memory_1|mem~106_regout\);

-- Location: LC_X18_Y7_N1
\Memory_1|mem~1778\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1778_combout\ = (\wr_Mem~combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & \Memory_1|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Mux_Mem_A|Op[5]~4_combout\,
	datad => \Memory_1|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1778_combout\);

-- Location: LC_X3_Y13_N0
\Memory_1|mem~74\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~74_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[3]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~74_regout\);

-- Location: LC_X15_Y9_N9
\Memory_1|mem~1777\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1777_combout\ = (!\Mux_Mem_A|Op[4]~5_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1739_combout\ & !\Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1739_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1777_combout\);

-- Location: LC_X15_Y10_N4
\Memory_1|mem~26\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~26_regout\ = DFFEAS((((\Mux_Mem_D|Op[3]~3\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[3]~3\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~26_regout\);

-- Location: LC_X14_Y10_N2
\Memory_1|mem~1776\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1776_combout\ = (\wr_Mem~combout\ & (\Memory_1|mem~1735_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & !\Mux_Mem_A|Op[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_Mem~combout\,
	datab => \Memory_1|mem~1735_combout\,
	datac => \Mux_Mem_A|Op[4]~5_combout\,
	datad => \Mux_Mem_A|Op[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1776_combout\);

-- Location: LC_X7_Y11_N8
\Memory_1|mem~42\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1197\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L20Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~26_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~26_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1197\,
	regout => \Memory_1|mem~42_regout\);

-- Location: LC_X18_Y10_N3
\Memory_1|mem~1775\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1775_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1737_combout\ & !\Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1737_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1775_combout\);

-- Location: LC_X7_Y11_N5
\Memory_1|mem~58\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1198\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1197\ & (\Memory_1|mem~74_regout\)) # (!\Memory_1|mem~1197\ & ((F1L36Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1197\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~74_regout\,
	datac => \Mux_Mem_D|Op[3]~3\,
	datad => \Memory_1|mem~1197\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1198\,
	regout => \Memory_1|mem~58_regout\);

-- Location: LC_X11_Y11_N5
\Memory_1|mem~1199\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1199_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1196\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1198\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1196\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1198\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1199_combout\);

-- Location: LC_X12_Y8_N3
\Memory_1|mem~1202\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1202_combout\ = (\Memory_1|mem~1199_combout\ & ((\Memory_1|mem~1201\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1199_combout\ & (((\Memory_1|mem~1194\ & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1201\,
	datab => \Memory_1|mem~1194\,
	datac => \Memory_1|mem~1199_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1202_combout\);

-- Location: LC_X12_Y8_N8
\Memory_1|mem~1203\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1203_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\) # ((\Memory_1|mem~1192_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1192_combout\,
	datad => \Memory_1|mem~1202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1203_combout\);

-- Location: LC_X12_Y8_N9
\Memory_1|mem~1214\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1214_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1203_combout\ & (\Memory_1|mem~1213_combout\)) # (!\Memory_1|mem~1203_combout\ & ((\Memory_1|mem~1182_combout\))))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (((\Memory_1|mem~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1213_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1182_combout\,
	datad => \Memory_1|mem~1203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1214_combout\);

-- Location: LC_X12_Y8_N0
\Mux_ALU_B|Op[3]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[3]~2_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(2)))) # (!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(3),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \T2_reg|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[3]~2_combout\);

-- Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_IR~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_IR,
	combout => \wr_IR~combout\);

-- Location: LC_X12_Y8_N1
\IR|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[3]~3\ = ((\Mux_ALU_B|Op[3]~2_combout\) # ((\select_Mux_ALU_B~combout\(1) & E1_Op[3])))
-- \IR|Op\(3) = DFFEAS(\Mux_ALU_B|Op[3]~3\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, \Memory_1|mem~1214_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(1),
	datac => \Memory_1|mem~1214_combout\,
	datad => \Mux_ALU_B|Op[3]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[3]~3\,
	regout => \IR|Op\(3));

-- Location: LC_X4_Y10_N7
\ALU_1|Equal2~0\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal2~0_combout\ = ((\select_ALU~combout\(0) & (!\select_ALU~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_ALU~combout\(0),
	datac => \select_ALU~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal2~0_combout\);

-- Location: LC_X4_Y13_N8
\Memory_1|mem~601\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[2]~2\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(2))))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(2)))
-- \Memory_1|mem~601_regout\ = DFFEAS(\Mux_Mem_D|Op[2]~2\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \T1_reg|Op\(2),
	datab => \T2_reg|Op\(2),
	datac => \select_Mux_Mem_D~combout\,
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[2]~2\,
	regout => \Memory_1|mem~601_regout\);

-- Location: LC_X18_Y12_N5
\Memory_1|mem~649\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~649_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~649_regout\);

-- Location: LC_X14_Y13_N9
\Memory_1|mem~617\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1131\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L595Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~601_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~601_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1131\,
	regout => \Memory_1|mem~617_regout\);

-- Location: LC_X14_Y13_N0
\Memory_1|mem~633\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1132\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1131\ & (\Memory_1|mem~649_regout\)) # (!\Memory_1|mem~1131\ & ((F1L611Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1131\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~649_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1131\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1132\,
	regout => \Memory_1|mem~633_regout\);

-- Location: LC_X19_Y10_N5
\Memory_1|mem~777\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~777_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~777_regout\);

-- Location: LC_X19_Y11_N4
\Memory_1|mem~729\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~729_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~729_regout\);

-- Location: LC_X18_Y11_N6
\Memory_1|mem~745\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1138\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L723Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~729_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~729_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1138\,
	regout => \Memory_1|mem~745_regout\);

-- Location: LC_X18_Y11_N7
\Memory_1|mem~761\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1139\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1138\ & (\Memory_1|mem~777_regout\)) # (!\Memory_1|mem~1138\ & ((F1L739Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1138\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~777_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1138\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1139\,
	regout => \Memory_1|mem~761_regout\);

-- Location: LC_X16_Y12_N6
\Memory_1|mem~585\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~585_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~585_regout\);

-- Location: LC_X15_Y13_N5
\Memory_1|mem~537\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~537_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~537_regout\);

-- Location: LC_X14_Y10_N4
\Memory_1|mem~569\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1135\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L547Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~537_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~537_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1135\,
	regout => \Memory_1|mem~569_regout\);

-- Location: LC_X14_Y10_N5
\Memory_1|mem~553\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1136\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1135\ & (\Memory_1|mem~585_regout\)) # (!\Memory_1|mem~1135\ & ((F1L531Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1135\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~585_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1135\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1136\,
	regout => \Memory_1|mem~553_regout\);

-- Location: LC_X16_Y12_N5
\Memory_1|mem~713\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~713_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~713_regout\);

-- Location: LC_X16_Y7_N7
\Memory_1|mem~665\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~665_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~665_regout\);

-- Location: LC_X15_Y9_N8
\Memory_1|mem~697\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1133\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L675Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~665_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~665_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1133\,
	regout => \Memory_1|mem~697_regout\);

-- Location: LC_X15_Y9_N0
\Memory_1|mem~681\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1134\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1133\ & (\Memory_1|mem~713_regout\)) # (!\Memory_1|mem~1133\ & ((F1L659Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1133\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~713_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1133\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1134\,
	regout => \Memory_1|mem~681_regout\);

-- Location: LC_X15_Y9_N1
\Memory_1|mem~1137\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1137_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\) # ((\Memory_1|mem~1134\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1136\,
	datad => \Memory_1|mem~1134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1137_combout\);

-- Location: LC_X15_Y9_N2
\Memory_1|mem~1140\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1140_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1137_combout\ & ((\Memory_1|mem~1139\))) # (!\Memory_1|mem~1137_combout\ & (\Memory_1|mem~1132\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1132\,
	datac => \Memory_1|mem~1139\,
	datad => \Memory_1|mem~1137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1140_combout\);

-- Location: LC_X11_Y8_N3
\Memory_1|mem~1033\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1033_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1033_regout\);

-- Location: LC_X18_Y4_N8
\Memory_1|mem~841\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~841_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~841_regout\);

-- Location: LC_X10_Y8_N2
\Memory_1|mem~969\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1169\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L947Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~841_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~841_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1169\,
	regout => \Memory_1|mem~969_regout\);

-- Location: LC_X11_Y8_N1
\Memory_1|mem~905\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1170\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1169\ & (\Memory_1|mem~1033_regout\)) # (!\Memory_1|mem~1169\ & ((F1L883Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1169\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1033_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1169\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1170\,
	regout => \Memory_1|mem~905_regout\);

-- Location: LC_X19_Y7_N7
\Memory_1|mem~1001\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1001_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1001_regout\);

-- Location: LC_X20_Y10_N6
\Memory_1|mem~809\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~809_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~809_regout\);

-- Location: LC_X17_Y10_N4
\Memory_1|mem~937\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1162\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L915Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~809_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~809_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1162\,
	regout => \Memory_1|mem~937_regout\);

-- Location: LC_X17_Y10_N5
\Memory_1|mem~873\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1163\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1162\ & (\Memory_1|mem~1001_regout\)) # (!\Memory_1|mem~1162\ & ((F1L851Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1162\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1001_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1162\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1163\,
	regout => \Memory_1|mem~873_regout\);

-- Location: LC_X18_Y12_N3
\Memory_1|mem~1017\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1017_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1017_regout\);

-- Location: LC_X19_Y9_N8
\Memory_1|mem~825\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~825_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~825_regout\);

-- Location: LC_X16_Y8_N7
\Memory_1|mem~889\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1164\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L867Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~825_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~825_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1164\,
	regout => \Memory_1|mem~889_regout\);

-- Location: LC_X15_Y8_N8
\Memory_1|mem~953\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1165\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1164\ & (\Memory_1|mem~1017_regout\)) # (!\Memory_1|mem~1164\ & ((F1L931Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1164\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1017_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1164\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1165\,
	regout => \Memory_1|mem~953_regout\);

-- Location: LC_X19_Y9_N5
\Memory_1|mem~985\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~985_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~985_regout\);

-- Location: LC_X18_Y4_N5
\Memory_1|mem~793\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~793_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~793_regout\);

-- Location: LC_X18_Y8_N3
\Memory_1|mem~857\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1166\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L835Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~793_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~793_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1166\,
	regout => \Memory_1|mem~857_regout\);

-- Location: LC_X18_Y8_N4
\Memory_1|mem~921\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1167\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1166\ & (\Memory_1|mem~985_regout\)) # (!\Memory_1|mem~1166\ & ((F1L899Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1166\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~985_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1166\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1167\,
	regout => \Memory_1|mem~921_regout\);

-- Location: LC_X11_Y8_N8
\Memory_1|mem~1168\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1168_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1165\) # ((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((!\Mux_Mem_A|Op[0]~1_combout\ & \Memory_1|mem~1167\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1165\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1167\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1168_combout\);

-- Location: LC_X11_Y8_N0
\Memory_1|mem~1171\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1171_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1168_combout\ & (\Memory_1|mem~1170\)) # (!\Memory_1|mem~1168_combout\ & ((\Memory_1|mem~1163\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1170\,
	datac => \Memory_1|mem~1163\,
	datad => \Memory_1|mem~1168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1171_combout\);

-- Location: LC_X5_Y12_N6
\Memory_1|mem~265\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~265_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~265_regout\);

-- Location: LC_X5_Y11_N7
\Memory_1|mem~217\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~217_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~217_regout\);

-- Location: LC_X4_Y11_N9
\Memory_1|mem~249\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1158\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((F1L227Q)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~217_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~217_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1158\,
	regout => \Memory_1|mem~249_regout\);

-- Location: LC_X4_Y11_N6
\Memory_1|mem~233\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1159\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1158\ & (\Memory_1|mem~265_regout\)) # (!\Memory_1|mem~1158\ & ((F1L211Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1158\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~265_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1158\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1159\,
	regout => \Memory_1|mem~233_regout\);

-- Location: LC_X19_Y5_N5
\Memory_1|mem~201\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~201_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~201_regout\);

-- Location: LC_X15_Y3_N4
\Memory_1|mem~153\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~153_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~153_regout\);

-- Location: LC_X14_Y7_N8
\Memory_1|mem~169\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1151\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L147Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~153_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~153_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1151\,
	regout => \Memory_1|mem~169_regout\);

-- Location: LC_X14_Y7_N3
\Memory_1|mem~185\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1152\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1151\ & (\Memory_1|mem~201_regout\)) # (!\Memory_1|mem~1151\ & ((F1L163Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1151\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~201_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1151\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1152\,
	regout => \Memory_1|mem~185_regout\);

-- Location: LC_X6_Y13_N0
\Memory_1|mem~73\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~73_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~73_regout\);

-- Location: LC_X15_Y10_N5
\Memory_1|mem~25\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~25_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~25_regout\);

-- Location: LC_X7_Y11_N3
\Memory_1|mem~41\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1155\ = (\Mux_Mem_A|Op[1]~0_combout\ & (\Mux_Mem_A|Op[0]~1_combout\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & (F1L19Q)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~25_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~25_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1155\,
	regout => \Memory_1|mem~41_regout\);

-- Location: LC_X7_Y11_N4
\Memory_1|mem~57\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1156\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1155\ & (\Memory_1|mem~73_regout\)) # (!\Memory_1|mem~1155\ & ((F1L35Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1155\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~73_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1155\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1156\,
	regout => \Memory_1|mem~57_regout\);

-- Location: LC_X5_Y13_N9
\Memory_1|mem~137\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~137_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~137_regout\);

-- Location: LC_X6_Y12_N9
\Memory_1|mem~89\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~89_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~89_regout\);

-- Location: LC_X7_Y12_N0
\Memory_1|mem~121\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1153\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L99Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~89_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~89_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1153\,
	regout => \Memory_1|mem~121_regout\);

-- Location: LC_X7_Y12_N1
\Memory_1|mem~105\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1154\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1153\ & (\Memory_1|mem~137_regout\)) # (!\Memory_1|mem~1153\ & ((F1L83Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1153\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~137_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1153\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1154\,
	regout => \Memory_1|mem~105_regout\);

-- Location: LC_X11_Y8_N9
\Memory_1|mem~1157\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1157_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\) # (\Memory_1|mem~1154\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1156\ & (!\Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1156\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Memory_1|mem~1154\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1157_combout\);

-- Location: LC_X11_Y8_N4
\Memory_1|mem~1160\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1160_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1157_combout\ & (\Memory_1|mem~1159\)) # (!\Memory_1|mem~1157_combout\ & ((\Memory_1|mem~1152\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1159\,
	datac => \Memory_1|mem~1152\,
	datad => \Memory_1|mem~1157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1160_combout\);

-- Location: LC_X16_Y4_N7
\Memory_1|mem~521\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~521_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~521_regout\);

-- Location: LC_X6_Y4_N0
\Memory_1|mem~329\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~329_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~329_regout\);

-- Location: LC_X10_Y4_N7
\Memory_1|mem~393\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1148\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L371Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~329_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~329_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1148\,
	regout => \Memory_1|mem~393_regout\);

-- Location: LC_X10_Y4_N6
\Memory_1|mem~457\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1149\ = (\Memory_1|mem~1148\ & ((\Memory_1|mem~521_regout\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1148\ & (((F1L435Q & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~521_regout\,
	datab => \Memory_1|mem~1148\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1149\,
	regout => \Memory_1|mem~457_regout\);

-- Location: LC_X11_Y5_N9
\Memory_1|mem~505\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~505_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~505_regout\);

-- Location: LC_X11_Y4_N5
\Memory_1|mem~313\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~313_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~313_regout\);

-- Location: LC_X11_Y4_N2
\Memory_1|mem~441\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1141\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L419Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~313_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~313_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1141\,
	regout => \Memory_1|mem~441_regout\);

-- Location: LC_X11_Y5_N0
\Memory_1|mem~377\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1142\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1141\ & (\Memory_1|mem~505_regout\)) # (!\Memory_1|mem~1141\ & ((F1L355Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1141\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~505_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1141\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1142\,
	regout => \Memory_1|mem~377_regout\);

-- Location: LC_X16_Y10_N2
\Memory_1|mem~297\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~297_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~297_regout\);

-- Location: LC_X11_Y10_N6
\Memory_1|mem~361\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1143\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L339Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~297_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~297_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1143\,
	regout => \Memory_1|mem~361_regout\);

-- Location: LC_X11_Y7_N0
\Memory_1|mem~489\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~489_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~489_regout\);

-- Location: LC_X11_Y10_N2
\Memory_1|mem~425\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1144\ = (\Memory_1|mem~1143\ & ((\Memory_1|mem~489_regout\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1143\ & (((F1L403Q & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1143\,
	datab => \Memory_1|mem~489_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1144\,
	regout => \Memory_1|mem~425_regout\);

-- Location: LC_X10_Y5_N1
\Memory_1|mem~473\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~473_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[2]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~473_regout\);

-- Location: LC_X9_Y5_N1
\Memory_1|mem~281\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~281_regout\ = DFFEAS((((\Mux_Mem_D|Op[2]~2\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[2]~2\,
	aclr => GND,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~281_regout\);

-- Location: LC_X9_Y5_N2
\Memory_1|mem~409\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1145\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L387Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~281_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~281_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1145\,
	regout => \Memory_1|mem~409_regout\);

-- Location: LC_X10_Y5_N5
\Memory_1|mem~345\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1146\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1145\ & (\Memory_1|mem~473_regout\)) # (!\Memory_1|mem~1145\ & ((F1L323Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1145\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~473_regout\,
	datac => \Mux_Mem_D|Op[2]~2\,
	datad => \Memory_1|mem~1145\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1146\,
	regout => \Memory_1|mem~345_regout\);

-- Location: LC_X11_Y8_N2
\Memory_1|mem~1147\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1147_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1144\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1146\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1144\,
	datad => \Memory_1|mem~1146\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1147_combout\);

-- Location: LC_X11_Y8_N5
\Memory_1|mem~1150\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1150_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1147_combout\ & (\Memory_1|mem~1149\)) # (!\Memory_1|mem~1147_combout\ & ((\Memory_1|mem~1142\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1149\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1142\,
	datad => \Memory_1|mem~1147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1150_combout\);

-- Location: LC_X11_Y8_N6
\Memory_1|mem~1161\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1161_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1150_combout\))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (\Memory_1|mem~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1160_combout\,
	datad => \Memory_1|mem~1150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1161_combout\);

-- Location: LC_X11_Y8_N7
\Memory_1|mem~1172\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1172_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1161_combout\ & ((\Memory_1|mem~1171_combout\))) # (!\Memory_1|mem~1161_combout\ & (\Memory_1|mem~1140_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- (((\Memory_1|mem~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1140_combout\,
	datac => \Memory_1|mem~1171_combout\,
	datad => \Memory_1|mem~1161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1172_combout\);

-- Location: LC_X8_Y10_N8
\Mux_ALU_B|Op[2]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[2]~7_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(1))) # (!\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(1),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \T2_reg|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[2]~7_combout\);

-- Location: LC_X8_Y10_N9
\IR|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[2]~8\ = ((\Mux_ALU_B|Op[2]~7_combout\) # ((\select_Mux_ALU_B~combout\(1) & E1_Op[2])))
-- \IR|Op\(2) = DFFEAS(\Mux_ALU_B|Op[2]~8\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, \Memory_1|mem~1172_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(1),
	datac => \Memory_1|mem~1172_combout\,
	datad => \Mux_ALU_B|Op[2]~7_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[2]~8\,
	regout => \IR|Op\(2));

-- Location: LC_X9_Y8_N9
\Mux_ALU_A|Op[2]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[2]~4_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(2))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(2),
	datac => \T1_reg|Op\(2),
	datad => \select_Mux_ALU_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[2]~4_combout\);

-- Location: LC_X8_Y11_N6
\Mux_ALU_A|Op[0]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[0]~2_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(0))))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \T1_reg|Op\(0),
	datad => \T2_reg|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[0]~2_combout\);

-- Location: LC_X8_Y11_N5
\Mux_ALU_A|Op[1]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[1]~3_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(1))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \T2_reg|Op\(1),
	datad => \T1_reg|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[1]~3_combout\);

-- Location: LC_X4_Y13_N7
\Memory_1|mem~599\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[0]~0\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(0))))) # (!\select_Mux_Mem_D~combout\ & (((\T1_reg|Op\(0)))))
-- \Memory_1|mem~599_regout\ = DFFEAS(\Mux_Mem_D|Op[0]~0\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(0),
	datad => \T2_reg|Op\(0),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[0]~0\,
	regout => \Memory_1|mem~599_regout\);

-- Location: LC_X19_Y10_N1
\Memory_1|mem~775\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~775_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~775_regout\);

-- Location: LC_X19_Y11_N6
\Memory_1|mem~727\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~727_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~727_regout\);

-- Location: LC_X18_Y11_N4
\Memory_1|mem~743\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1054\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L721Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~727_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~727_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1054\,
	regout => \Memory_1|mem~743_regout\);

-- Location: LC_X18_Y11_N5
\Memory_1|mem~759\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1055\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1054\ & (\Memory_1|mem~775_regout\)) # (!\Memory_1|mem~1054\ & ((F1L737Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1054\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~775_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1054\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1055\,
	regout => \Memory_1|mem~759_regout\);

-- Location: LC_X18_Y13_N2
\Memory_1|mem~647\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~647_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~647_regout\);

-- Location: LC_X14_Y13_N4
\Memory_1|mem~615\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1047\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L593Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~599_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~599_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1047\,
	regout => \Memory_1|mem~615_regout\);

-- Location: LC_X14_Y13_N3
\Memory_1|mem~631\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1048\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1047\ & (\Memory_1|mem~647_regout\)) # (!\Memory_1|mem~1047\ & ((F1L609Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1047\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~647_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1047\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1048\,
	regout => \Memory_1|mem~631_regout\);

-- Location: LC_X16_Y12_N2
\Memory_1|mem~583\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~583_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~583_regout\);

-- Location: LC_X17_Y12_N8
\Memory_1|mem~535\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~535_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~535_regout\);

-- Location: LC_X14_Y12_N4
\Memory_1|mem~567\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1051\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L545Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~535_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~535_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1051\,
	regout => \Memory_1|mem~567_regout\);

-- Location: LC_X14_Y12_N5
\Memory_1|mem~551\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1052\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1051\ & (\Memory_1|mem~583_regout\)) # (!\Memory_1|mem~1051\ & ((F1L529Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1051\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~583_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1051\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1052\,
	regout => \Memory_1|mem~551_regout\);

-- Location: LC_X17_Y12_N0
\Memory_1|mem~711\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~711_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~711_regout\);

-- Location: LC_X15_Y12_N9
\Memory_1|mem~663\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~663_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~663_regout\);

-- Location: LC_X14_Y11_N7
\Memory_1|mem~695\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1049\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L673Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~663_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~663_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1049\,
	regout => \Memory_1|mem~695_regout\);

-- Location: LC_X14_Y11_N3
\Memory_1|mem~679\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1050\ = (\Memory_1|mem~1049\ & ((\Memory_1|mem~711_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1049\ & (((F1L657Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~711_regout\,
	datab => \Memory_1|mem~1049\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1050\,
	regout => \Memory_1|mem~679_regout\);

-- Location: LC_X14_Y12_N0
\Memory_1|mem~1053\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1053_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1050\))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1052\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1052\,
	datad => \Memory_1|mem~1050\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1053_combout\);

-- Location: LC_X14_Y12_N1
\Memory_1|mem~1056\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1056_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1053_combout\ & (\Memory_1|mem~1055\)) # (!\Memory_1|mem~1053_combout\ & ((\Memory_1|mem~1048\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1055\,
	datac => \Memory_1|mem~1048\,
	datad => \Memory_1|mem~1053_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1056_combout\);

-- Location: LC_X19_Y7_N1
\Memory_1|mem~999\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~999_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~999_regout\);

-- Location: LC_X20_Y10_N2
\Memory_1|mem~807\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~807_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~807_regout\);

-- Location: LC_X17_Y10_N8
\Memory_1|mem~935\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1078\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L913Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~807_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~807_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1078\,
	regout => \Memory_1|mem~935_regout\);

-- Location: LC_X17_Y10_N3
\Memory_1|mem~871\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1079\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1078\ & (\Memory_1|mem~999_regout\)) # (!\Memory_1|mem~1078\ & ((F1L849Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1078\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~999_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1078\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1079\,
	regout => \Memory_1|mem~871_regout\);

-- Location: LC_X8_Y4_N3
\Memory_1|mem~1031\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1031_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1031_regout\);

-- Location: LC_X18_Y4_N3
\Memory_1|mem~839\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~839_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~839_regout\);

-- Location: LC_X10_Y8_N8
\Memory_1|mem~967\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1085\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L945Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~839_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~839_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1085\,
	regout => \Memory_1|mem~967_regout\);

-- Location: LC_X8_Y4_N0
\Memory_1|mem~903\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1086\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1085\ & (\Memory_1|mem~1031_regout\)) # (!\Memory_1|mem~1085\ & ((F1L881Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1085\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1031_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1085\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1086\,
	regout => \Memory_1|mem~903_regout\);

-- Location: LC_X20_Y9_N3
\Memory_1|mem~1015\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1015_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1015_regout\);

-- Location: LC_X19_Y9_N3
\Memory_1|mem~823\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~823_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~823_regout\);

-- Location: LC_X16_Y9_N8
\Memory_1|mem~887\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1080\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L865Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~823_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~823_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1080\,
	regout => \Memory_1|mem~887_regout\);

-- Location: LC_X16_Y9_N0
\Memory_1|mem~951\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1081\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1080\ & (\Memory_1|mem~1015_regout\)) # (!\Memory_1|mem~1080\ & ((F1L929Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1080\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1015_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1080\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1081\,
	regout => \Memory_1|mem~951_regout\);

-- Location: LC_X19_Y9_N9
\Memory_1|mem~983\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~983_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~983_regout\);

-- Location: LC_X18_Y4_N0
\Memory_1|mem~791\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~791_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~791_regout\);

-- Location: LC_X18_Y8_N8
\Memory_1|mem~855\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1082\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L833Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~791_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~791_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1082\,
	regout => \Memory_1|mem~855_regout\);

-- Location: LC_X18_Y8_N9
\Memory_1|mem~919\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1083\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1082\ & (\Memory_1|mem~983_regout\)) # (!\Memory_1|mem~1082\ & ((F1L897Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1082\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~983_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1082\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1083\,
	regout => \Memory_1|mem~919_regout\);

-- Location: LC_X9_Y12_N3
\Memory_1|mem~1084\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1084_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1081\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1083\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1081\,
	datad => \Memory_1|mem~1083\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1084_combout\);

-- Location: LC_X9_Y12_N4
\Memory_1|mem~1087\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1087_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1084_combout\ & ((\Memory_1|mem~1086\))) # (!\Memory_1|mem~1084_combout\ & (\Memory_1|mem~1079\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1079\,
	datab => \Memory_1|mem~1086\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1087_combout\);

-- Location: LC_X4_Y4_N4
\Memory_1|mem~215\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~215_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~215_regout\);

-- Location: LC_X4_Y11_N8
\Memory_1|mem~247\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1074\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((F1L225Q)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~215_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~215_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1074\,
	regout => \Memory_1|mem~247_regout\);

-- Location: LC_X5_Y12_N2
\Memory_1|mem~263\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~263_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~263_regout\);

-- Location: LC_X4_Y11_N1
\Memory_1|mem~231\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1075\ = (\Memory_1|mem~1074\ & ((\Memory_1|mem~263_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1074\ & (((F1L209Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1074\,
	datab => \Memory_1|mem~263_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1075\,
	regout => \Memory_1|mem~231_regout\);

-- Location: LC_X15_Y10_N1
\Memory_1|mem~23\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~23_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~23_regout\);

-- Location: LC_X9_Y12_N8
\Memory_1|mem~39\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1071\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L17Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~23_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~23_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1071\,
	regout => \Memory_1|mem~39_regout\);

-- Location: LC_X6_Y13_N9
\Memory_1|mem~71\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~71_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~71_regout\);

-- Location: LC_X9_Y12_N9
\Memory_1|mem~55\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1072\ = (\Memory_1|mem~1071\ & (((\Memory_1|mem~71_regout\)) # (!\Mux_Mem_A|Op[1]~0_combout\))) # (!\Memory_1|mem~1071\ & (\Mux_Mem_A|Op[1]~0_combout\ & (F1L33Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1071\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~71_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1072\,
	regout => \Memory_1|mem~55_regout\);

-- Location: LC_X5_Y13_N5
\Memory_1|mem~135\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~135_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~135_regout\);

-- Location: LC_X6_Y12_N3
\Memory_1|mem~87\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~87_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~87_regout\);

-- Location: LC_X7_Y12_N9
\Memory_1|mem~119\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1069\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L97Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~87_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~87_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1069\,
	regout => \Memory_1|mem~119_regout\);

-- Location: LC_X7_Y12_N8
\Memory_1|mem~103\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1070\ = (\Memory_1|mem~1069\ & ((\Memory_1|mem~135_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1069\ & (((F1L81Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~135_regout\,
	datab => \Memory_1|mem~1069\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1070\,
	regout => \Memory_1|mem~103_regout\);

-- Location: LC_X9_Y12_N7
\Memory_1|mem~1073\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1073_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1070\))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1072\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1072\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1070\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1073_combout\);

-- Location: LC_X18_Y6_N9
\Memory_1|mem~199\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~199_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~199_regout\);

-- Location: LC_X16_Y3_N2
\Memory_1|mem~151\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~151_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~151_regout\);

-- Location: LC_X13_Y7_N1
\Memory_1|mem~167\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1067\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L145Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~151_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~151_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1067\,
	regout => \Memory_1|mem~167_regout\);

-- Location: LC_X13_Y7_N5
\Memory_1|mem~183\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1068\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1067\ & (\Memory_1|mem~199_regout\)) # (!\Memory_1|mem~1067\ & ((F1L161Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1067\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~199_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1067\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1068\,
	regout => \Memory_1|mem~183_regout\);

-- Location: LC_X9_Y12_N6
\Memory_1|mem~1076\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1076_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1073_combout\ & (\Memory_1|mem~1075\)) # (!\Memory_1|mem~1073_combout\ & ((\Memory_1|mem~1068\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1075\,
	datac => \Memory_1|mem~1073_combout\,
	datad => \Memory_1|mem~1068\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1076_combout\);

-- Location: LC_X16_Y4_N9
\Memory_1|mem~519\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~519_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~519_regout\);

-- Location: LC_X6_Y4_N1
\Memory_1|mem~327\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~327_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~327_regout\);

-- Location: LC_X10_Y4_N9
\Memory_1|mem~391\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1064\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L369Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~327_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~327_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1064\,
	regout => \Memory_1|mem~391_regout\);

-- Location: LC_X10_Y4_N1
\Memory_1|mem~455\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1065\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1064\ & (\Memory_1|mem~519_regout\)) # (!\Memory_1|mem~1064\ & ((F1L433Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1064\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~519_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1064\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1065\,
	regout => \Memory_1|mem~455_regout\);

-- Location: LC_X12_Y4_N9
\Memory_1|mem~503\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~503_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~503_regout\);

-- Location: LC_X11_Y4_N8
\Memory_1|mem~311\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~311_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~311_regout\);

-- Location: LC_X11_Y4_N4
\Memory_1|mem~439\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1057\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L417Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~311_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~311_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1057\,
	regout => \Memory_1|mem~439_regout\);

-- Location: LC_X12_Y4_N5
\Memory_1|mem~375\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1058\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1057\ & (\Memory_1|mem~503_regout\)) # (!\Memory_1|mem~1057\ & ((F1L353Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1057\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~503_regout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1057\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1058\,
	regout => \Memory_1|mem~375_regout\);

-- Location: LC_X9_Y7_N1
\Memory_1|mem~487\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~487_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~487_regout\);

-- Location: LC_X19_Y10_N9
\Memory_1|mem~295\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~295_regout\ = DFFEAS((((\Mux_Mem_D|Op[0]~0\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~295_regout\);

-- Location: LC_X11_Y10_N1
\Memory_1|mem~359\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1059\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L337Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~295_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~295_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1059\,
	regout => \Memory_1|mem~359_regout\);

-- Location: LC_X8_Y12_N7
\Memory_1|mem~423\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1060\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1059\ & (\Memory_1|mem~487_regout\)) # (!\Memory_1|mem~1059\ & ((F1L401Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1059\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~487_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1059\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1060\,
	regout => \Memory_1|mem~423_regout\);

-- Location: LC_X7_Y4_N0
\Memory_1|mem~471\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~471_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~471_regout\);

-- Location: LC_X9_Y5_N9
\Memory_1|mem~279\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~279_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[0]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~279_regout\);

-- Location: LC_X9_Y5_N5
\Memory_1|mem~407\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1061\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L385Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~279_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~279_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1061\,
	regout => \Memory_1|mem~407_regout\);

-- Location: LC_X8_Y12_N3
\Memory_1|mem~343\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1062\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1061\ & (\Memory_1|mem~471_regout\)) # (!\Memory_1|mem~1061\ & ((F1L321Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1061\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~471_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[0]~0\,
	datad => \Memory_1|mem~1061\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1062\,
	regout => \Memory_1|mem~343_regout\);

-- Location: LC_X8_Y12_N4
\Memory_1|mem~1063\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1063_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1060\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1062\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1060\,
	datad => \Memory_1|mem~1062\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1063_combout\);

-- Location: LC_X9_Y12_N0
\Memory_1|mem~1066\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1066_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1063_combout\ & (\Memory_1|mem~1065\)) # (!\Memory_1|mem~1063_combout\ & ((\Memory_1|mem~1058\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1065\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1058\,
	datad => \Memory_1|mem~1063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1066_combout\);

-- Location: LC_X9_Y12_N1
\Memory_1|mem~1077\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1077_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\) # ((\Memory_1|mem~1066_combout\)))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1076_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1076_combout\,
	datad => \Memory_1|mem~1066_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1077_combout\);

-- Location: LC_X9_Y12_N2
\Memory_1|mem~1088\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1088_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1077_combout\ & ((\Memory_1|mem~1087_combout\))) # (!\Memory_1|mem~1077_combout\ & (\Memory_1|mem~1056_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- (((\Memory_1|mem~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1056_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1087_combout\,
	datad => \Memory_1|mem~1077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1088_combout\);

-- Location: LC_X9_Y10_N0
\IR|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[0]~4\ = (\select_Mux_ALU_B~combout\(1) & (((E1_Op[0])))) # (!\select_Mux_ALU_B~combout\(1) & (!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(0))))
-- \IR|Op\(0) = DFFEAS(\Mux_ALU_B|Op[0]~4\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, \Memory_1|mem~1088_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(0),
	datac => \Memory_1|mem~1088_combout\,
	datad => \select_Mux_ALU_B~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[0]~4\,
	regout => \IR|Op\(0));

-- Location: LC_X9_Y10_N3
\IR|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[1]~5\ = (\select_Mux_ALU_B~combout\(1) & (((E1_Op[1])))) # (!\select_Mux_ALU_B~combout\(1) & (\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(0))))
-- \IR|Op\(1) = DFFEAS(\Mux_ALU_B|Op[1]~5\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, \Memory_1|mem~1130_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f088",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(0),
	datac => \Memory_1|mem~1130_combout\,
	datad => \select_Mux_ALU_B~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[1]~5\,
	regout => \IR|Op\(1));

-- Location: LC_X9_Y10_N4
\Mux_ALU_B|Op[1]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[1]~6_combout\ = (\Mux_ALU_B|Op[1]~5\) # ((!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(1) & !\select_Mux_ALU_B~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(1),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[1]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[1]~6_combout\);

-- Location: LC_X8_Y10_N1
\ALU_1|c~16\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~16_combout\ = (\Mux_ALU_A|Op[1]~3_combout\ & ((\Mux_ALU_B|Op[1]~6_combout\) # ((\Mux_ALU_A|Op[0]~2_combout\ & \Mux_ALU_B|Op[0]~4\)))) # (!\Mux_ALU_A|Op[1]~3_combout\ & (\Mux_ALU_A|Op[0]~2_combout\ & (\Mux_ALU_B|Op[0]~4\ & 
-- \Mux_ALU_B|Op[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[0]~2_combout\,
	datab => \Mux_ALU_A|Op[1]~3_combout\,
	datac => \Mux_ALU_B|Op[0]~4\,
	datad => \Mux_ALU_B|Op[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~16_combout\);

-- Location: LC_X6_Y8_N1
\ALU_1|sum~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~3_combout\ = \Mux_ALU_A|Op[3]~1_combout\ $ (((\Mux_ALU_B|Op[3]~2_combout\) # ((\select_Mux_ALU_B~combout\(1) & \IR|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f78",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \IR|Op\(3),
	datac => \Mux_ALU_A|Op[3]~1_combout\,
	datad => \Mux_ALU_B|Op[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~3_combout\);

-- Location: LC_X5_Y8_N8
\ALU_1|sum~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~6_combout\ = \ALU_1|sum~3_combout\ $ (((\Mux_ALU_B|Op[2]~8\ & ((\Mux_ALU_A|Op[2]~4_combout\) # (\ALU_1|c~16_combout\))) # (!\Mux_ALU_B|Op[2]~8\ & (\Mux_ALU_A|Op[2]~4_combout\ & \ALU_1|c~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "17e8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[2]~8\,
	datab => \Mux_ALU_A|Op[2]~4_combout\,
	datac => \ALU_1|c~16_combout\,
	datad => \ALU_1|sum~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~6_combout\);

-- Location: LC_X4_Y8_N1
\ALU_1|Op[3]~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[3]~8_combout\ = (\ALU_1|Equal2~0_combout\ & (((\ALU_1|sum~6_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[3]~1_combout\)) # (!\Mux_ALU_B|Op[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df13",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[3]~3\,
	datab => \ALU_1|Equal2~0_combout\,
	datac => \Mux_ALU_A|Op[3]~1_combout\,
	datad => \ALU_1|sum~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[3]~8_combout\);

-- Location: LC_X14_Y3_N2
\ALU_1|zero~24\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~24_combout\ = ((\select_ALU~combout\(0) $ (\select_ALU~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_ALU~combout\(0),
	datad => \select_ALU~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~24_combout\);

-- Location: LC_X4_Y8_N9
\ALU_1|Op[3]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(3) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[3]~8_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[3]~8_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(3));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_T3~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_T3,
	combout => \wr_T3~combout\);

-- Location: LC_X4_Y8_N3
\T3_reg|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[3]~11\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[3]~10_combout\ & ((\ALU_1|Op\(3)))) # (!\Mux_RF_D3|Op[3]~10_combout\ & (E4_Op[3])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[3]~10_combout\,
	datac => \inc|Op\(3),
	datad => \ALU_1|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[3]~11\,
	regout => \T3_reg|Op\(3));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_RF~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_RF,
	combout => \wr_RF~combout\);

-- Location: LC_X7_Y8_N6
\inc|Add0~20\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~20_combout\ = (\T1_reg|Op\(4) $ (((!\inc|Add0~7\ & \inc|Add0~12\) # (\inc|Add0~7\ & \inc|Add0~12COUT1_77\))))
-- \inc|Add0~22\ = CARRY(((!\inc|Add0~12\) # (!\T1_reg|Op\(4))))
-- \inc|Add0~22COUT1_78\ = CARRY(((!\inc|Add0~12COUT1_77\) # (!\T1_reg|Op\(4))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(4),
	cin => \inc|Add0~7\,
	cin0 => \inc|Add0~12\,
	cin1 => \inc|Add0~12COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~20_combout\,
	cout0 => \inc|Add0~22\,
	cout1 => \inc|Add0~22COUT1_78\);

-- Location: LC_X2_Y7_N5
\inc|Op[4]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(4) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~20_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inc|Op\(4),
	datac => \inc|Add0~20_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(4));

-- Location: LC_X7_Y5_N2
\Mux_RF_D3|Op[4]~16\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[4]~16_combout\ = (\select_Mux_RF_D3~combout\(1) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(1) & ((\select_Mux_RF_D3~combout\(0) & (\T2_reg|Op\(4))) # (!\select_Mux_RF_D3~combout\(0) & ((\T1_reg|Op\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \T2_reg|Op\(4),
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \T1_reg|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[4]~16_combout\);

-- Location: LC_X7_Y5_N9
\T3_reg|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[4]~17\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[4]~16_combout\ & ((\ALU_1|Op\(4)))) # (!\Mux_RF_D3|Op[4]~16_combout\ & (E4_Op[4])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[4]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[4]~16_combout\,
	datac => \inc|Op\(4),
	datad => \ALU_1|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[4]~17\,
	regout => \T3_reg|Op\(4));

-- Location: LC_X2_Y7_N6
\RF|r5[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[4]~18\ = (\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[6]~0_combout\ & (\inc|Op\(4)))) # (!\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[4]~17\) # ((\Mux_RF_D3|Op[6]~0_combout\ & \inc|Op\(4)))))
-- \RF|r5\(4) = DFFEAS(\Mux_RF_D3|Op[4]~18\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d5c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \Mux_RF_D3|Op[6]~0_combout\,
	datac => \inc|Op\(4),
	datad => \Mux_RF_D3|Op[4]~17\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[4]~18\,
	regout => \RF|r5\(4));

-- Location: LC_X4_Y9_N4
\Mux_RF_D3|Op[7]~22\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~22_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(7)) # ((\select_Mux_RF_D3~combout\(2))))) # (!\select_Mux_RF_D3~combout\(0) & (((\T1_reg|Op\(7) & !\select_Mux_RF_D3~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \T2_reg|Op\(7),
	datac => \T1_reg|Op\(7),
	datad => \select_Mux_RF_D3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~22_combout\);

-- Location: LC_X7_Y10_N9
\Mux_ALU_B|Op[6]~13\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[6]~13_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\select_Mux_ALU_B~combout\(1))))) # (!\select_Mux_ALU_B~combout\(0) & ((\select_Mux_ALU_B~combout\(1) & (\IR|Op\(5))) # (!\select_Mux_ALU_B~combout\(1) & ((\T2_reg|Op\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \IR|Op\(5),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \T2_reg|Op\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[6]~13_combout\);

-- Location: LC_X7_Y10_N0
\Mux_ALU_B|Op[6]~14\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[6]~14_combout\ = (\select_Mux_ALU_B~combout\(0) & ((\Mux_ALU_B|Op[6]~13_combout\ & (\IR|Op\(6))) # (!\Mux_ALU_B|Op[6]~13_combout\ & ((\T2_reg|Op\(5)))))) # (!\select_Mux_ALU_B~combout\(0) & (((\Mux_ALU_B|Op[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \IR|Op\(6),
	datac => \T2_reg|Op\(5),
	datad => \Mux_ALU_B|Op[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[6]~14_combout\);

-- Location: LC_X6_Y8_N5
\Mux_ALU_A|Op[6]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[6]~7_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(6))))) # (!\select_Mux_ALU_A~combout\ & (((\T1_reg|Op\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datac => \T1_reg|Op\(6),
	datad => \T2_reg|Op\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[6]~7_combout\);

-- Location: LC_X7_Y6_N9
\Mux_RF_D3|Op[5]~13\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~13_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((\T2_reg|Op\(5))))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & ((\T1_reg|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \T2_reg|Op\(5),
	datad => \T1_reg|Op\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~13_combout\);

-- Location: LC_X7_Y8_N7
\inc|Add0~15\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~15_combout\ = (\T1_reg|Op\(5) $ ((!(!\inc|Add0~7\ & \inc|Add0~22\) # (\inc|Add0~7\ & \inc|Add0~22COUT1_78\))))
-- \inc|Add0~17\ = CARRY(((\T1_reg|Op\(5) & !\inc|Add0~22\)))
-- \inc|Add0~17COUT1_79\ = CARRY(((\T1_reg|Op\(5) & !\inc|Add0~22COUT1_78\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(5),
	cin => \inc|Add0~7\,
	cin0 => \inc|Add0~22\,
	cin1 => \inc|Add0~22COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~15_combout\,
	cout0 => \inc|Add0~17\,
	cout1 => \inc|Add0~17COUT1_79\);

-- Location: LC_X3_Y8_N1
\inc|Op[5]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(5) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~15_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(5),
	datac => \inc|Add0~15_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(5));

-- Location: LC_X7_Y5_N5
\Mux_ALU_A|Op[4]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[4]~5_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(4))))) # (!\select_Mux_ALU_A~combout\ & (((\T1_reg|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datac => \T2_reg|Op\(4),
	datad => \T1_reg|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[4]~5_combout\);

-- Location: LC_X7_Y6_N8
\Mux_ALU_B|Op[4]~9\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[4]~9_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(3)))) # (!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(4),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \T2_reg|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[4]~9_combout\);

-- Location: LC_X7_Y6_N5
\Mux_ALU_B|Op[4]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[4]~10_combout\ = ((\Mux_ALU_B|Op[4]~9_combout\) # ((\IR|Op\(4) & \select_Mux_ALU_B~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(4),
	datab => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[4]~10_combout\);

-- Location: LC_X8_Y10_N4
\ALU_1|c~19\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~19_combout\ = ((\Mux_ALU_A|Op[4]~5_combout\ & ((\Mux_ALU_B|Op[4]~10_combout\) # (\ALU_1|c~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[4]~5_combout\,
	datac => \Mux_ALU_B|Op[4]~10_combout\,
	datad => \ALU_1|c~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~19_combout\);

-- Location: LC_X8_Y10_N2
\ALU_1|c~17\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~17_combout\ = ((\Mux_ALU_B|Op[2]~8\ & ((\Mux_ALU_A|Op[2]~4_combout\) # (\ALU_1|c~16_combout\))) # (!\Mux_ALU_B|Op[2]~8\ & (\Mux_ALU_A|Op[2]~4_combout\ & \ALU_1|c~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[2]~8\,
	datac => \Mux_ALU_A|Op[2]~4_combout\,
	datad => \ALU_1|c~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~17_combout\);

-- Location: LC_X8_Y10_N0
\ALU_1|c~31\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~31_combout\ = (\Mux_ALU_B|Op[4]~10_combout\ & ((\Mux_ALU_B|Op[3]~3\ & ((\Mux_ALU_A|Op[3]~1_combout\) # (\ALU_1|c~17_combout\))) # (!\Mux_ALU_B|Op[3]~3\ & (\Mux_ALU_A|Op[3]~1_combout\ & \ALU_1|c~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[3]~3\,
	datab => \Mux_ALU_A|Op[3]~1_combout\,
	datac => \Mux_ALU_B|Op[4]~10_combout\,
	datad => \ALU_1|c~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~31_combout\);

-- Location: LC_X7_Y9_N7
\ALU_1|sum~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~7_combout\ = \Mux_ALU_B|Op[5]~12_combout\ $ (\Mux_ALU_A|Op[5]~6_combout\ $ (((\ALU_1|c~19_combout\) # (\ALU_1|c~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c936",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~19_combout\,
	datab => \Mux_ALU_B|Op[5]~12_combout\,
	datac => \ALU_1|c~31_combout\,
	datad => \Mux_ALU_A|Op[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~7_combout\);

-- Location: LC_X7_Y6_N1
\Mux_ALU_B|Op[5]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[5]~11_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(4)))) # (!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \T2_reg|Op\(5),
	datad => \T2_reg|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[5]~11_combout\);

-- Location: LC_X7_Y6_N4
\ALU_1|zero~9\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~9_combout\ = (\Mux_ALU_A|Op[5]~6_combout\ & ((\Mux_ALU_B|Op[5]~11_combout\) # ((\select_Mux_ALU_B~combout\(1) & \IR|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \Mux_ALU_B|Op[5]~11_combout\,
	datac => \Mux_ALU_A|Op[5]~6_combout\,
	datad => \IR|Op\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~9_combout\);

-- Location: LC_X3_Y10_N7
\ALU_1|Op[5]~20\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[5]~20_combout\ = (\select_ALU~combout\(1) & (((!\ALU_1|zero~9_combout\)))) # (!\select_ALU~combout\(1) & ((\select_ALU~combout\(0) & (\ALU_1|sum~7_combout\)) # (!\select_ALU~combout\(0) & ((!\ALU_1|zero~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3a33",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|sum~7_combout\,
	datab => \ALU_1|zero~9_combout\,
	datac => \select_ALU~combout\(1),
	datad => \select_ALU~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[5]~20_combout\);

-- Location: LC_X4_Y8_N4
\ALU_1|Op[5]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(5) = (GLOBAL(\ALU_1|zero~24_combout\) & (((\ALU_1|Op[5]~20_combout\)))) # (!GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op\(5),
	datab => \ALU_1|Op[5]~20_combout\,
	datac => \ALU_1|zero~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(5));

-- Location: LC_X4_Y8_N5
\T3_reg|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~14\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[5]~13_combout\ & ((\ALU_1|Op\(5)))) # (!\Mux_RF_D3|Op[5]~13_combout\ & (E4_Op[5])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[5]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[5]~13_combout\,
	datac => \inc|Op\(5),
	datad => \ALU_1|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~14\,
	regout => \T3_reg|Op\(5));

-- Location: LC_X3_Y8_N2
\RF|r5[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~15\ = (\Mux_RF_D3|Op[6]~0_combout\ & ((\inc|Op\(5)) # ((\Mux_RF_D3|Op[5]~14\ & !\select_Mux_RF_D3~combout\(2))))) # (!\Mux_RF_D3|Op[6]~0_combout\ & (\Mux_RF_D3|Op[5]~14\ & (!\select_Mux_RF_D3~combout\(2))))
-- \RF|r5\(5) = DFFEAS(\Mux_RF_D3|Op[5]~15\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae0c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[6]~0_combout\,
	datab => \Mux_RF_D3|Op[5]~14\,
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \inc|Op\(5),
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~15\,
	regout => \RF|r5\(5));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A3[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A3(1),
	combout => \select_Mux_RF_A3~combout\(1));

-- Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A3[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A3(2),
	combout => \select_Mux_RF_A3~combout\(2));

-- Location: LC_X1_Y4_N2
\Mux_RF_A3|Op[0]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~0_combout\ = ((\select_Mux_RF_A3~combout\(1) & ((!\select_Mux_RF_A3~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datad => \select_Mux_RF_A3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~0_combout\);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A3[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A3(0),
	combout => \select_Mux_RF_A3~combout\(0));

-- Location: LC_X1_Y4_N7
\Mux_RF_A3|Op[0]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~2_combout\ = ((\select_Mux_RF_A3~combout\(2)) # ((!\select_Mux_RF_A3~combout\(1) & \select_Mux_RF_A3~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \select_Mux_RF_A3~combout\(0),
	datad => \select_Mux_RF_A3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~2_combout\);

-- Location: LC_X1_Y4_N5
\Mux_RF_A3|Op[0]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~3_combout\ = ((\select_Mux_RF_A3~combout\(2)) # ((\select_Mux_RF_A3~combout\(1) & \select_Mux_RF_A3~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \select_Mux_RF_A3~combout\(0),
	datad => \select_Mux_RF_A3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~3_combout\);

-- Location: LC_X1_Y4_N8
\Mux_RF_A3|Op[0]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~1_combout\ = ((!\select_Mux_RF_A3~combout\(1) & (!\select_Mux_RF_A3~combout\(0) & \dec~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \select_Mux_RF_A3~combout\(0),
	datad => \dec~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~1_combout\);

-- Location: LC_X1_Y4_N9
\Mux_RF_A3|Op[0]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~4_combout\ = (\Mux_RF_A3|Op[0]~2_combout\ & ((\Mux_RF_A3|Op[0]~3_combout\ & (\Mux_RF_A3|Op[0]~1_combout\)) # (!\Mux_RF_A3|Op[0]~3_combout\ & ((\IR|Op\(9)))))) # (!\Mux_RF_A3|Op[0]~2_combout\ & (!\Mux_RF_A3|Op[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b391",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~2_combout\,
	datab => \Mux_RF_A3|Op[0]~3_combout\,
	datac => \Mux_RF_A3|Op[0]~1_combout\,
	datad => \IR|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~4_combout\);

-- Location: LC_X1_Y4_N1
\Mux_RF_A3|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op\(0) = (\Mux_RF_A3|Op[0]~0_combout\ & ((\Mux_RF_A3|Op[0]~4_combout\ & (\IR|Op\(6))) # (!\Mux_RF_A3|Op[0]~4_combout\ & ((\IR|Op\(3)))))) # (!\Mux_RF_A3|Op[0]~0_combout\ & (\Mux_RF_A3|Op[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~0_combout\,
	datab => \Mux_RF_A3|Op[0]~4_combout\,
	datac => \IR|Op\(6),
	datad => \IR|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op\(0));

-- Location: LC_X1_Y4_N3
\Mux_RF_A3|Op[2]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[2]~7_combout\ = ((!\select_Mux_RF_A3~combout\(1) & (!\select_Mux_RF_A3~combout\(0) & \dec~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \select_Mux_RF_A3~combout\(0),
	datad => \dec~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[2]~7_combout\);

-- Location: LC_X1_Y7_N9
\Mux_RF_A3|Op[2]~8\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[2]~8_combout\ = (\Mux_RF_A3|Op[0]~2_combout\ & ((\Mux_RF_A3|Op[0]~3_combout\ & ((\Mux_RF_A3|Op[2]~7_combout\))) # (!\Mux_RF_A3|Op[0]~3_combout\ & (\IR|Op\(11))))) # (!\Mux_RF_A3|Op[0]~2_combout\ & (!\Mux_RF_A3|Op[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~2_combout\,
	datab => \Mux_RF_A3|Op[0]~3_combout\,
	datac => \IR|Op\(11),
	datad => \Mux_RF_A3|Op[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[2]~8_combout\);

-- Location: LC_X1_Y7_N1
\Mux_RF_A3|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op\(2) = (\Mux_RF_A3|Op[0]~0_combout\ & ((\Mux_RF_A3|Op[2]~8_combout\ & ((\IR|Op\(8)))) # (!\Mux_RF_A3|Op[2]~8_combout\ & (\IR|Op\(5))))) # (!\Mux_RF_A3|Op[0]~0_combout\ & (((\Mux_RF_A3|Op[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~0_combout\,
	datab => \IR|Op\(5),
	datac => \IR|Op\(8),
	datad => \Mux_RF_A3|Op[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op\(2));

-- Location: LC_X1_Y5_N7
\RF|Equal0~3\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~3_combout\ = (\wr_RF~combout\ & (\Mux_RF_A3|Op\(1) & (\Mux_RF_A3|Op\(0) & \Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~3_combout\);

-- Location: LC_X2_Y11_N6
\RF|r7[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~29\ = (\Mux_T2|Op[5]~28\ & (((N1_r7[5]) # (!\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_T2|Op[5]~28\ & (\RF|r5\(5) & ((\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r7\(5) = DFFEAS(\Mux_T2|Op[5]~29\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T2|Op[5]~28\,
	datab => \RF|r5\(5),
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~29\,
	regout => \RF|r7\(5));

-- Location: LC_X1_Y5_N6
\RF|Equal0~2\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~2_combout\ = (\wr_RF~combout\ & (!\Mux_RF_A3|Op\(1) & (\Mux_RF_A3|Op\(0) & !\Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~2_combout\);

-- Location: LC_X2_Y11_N7
\RF|r1[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[5]~18\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(5)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[5] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(5) = DFFEAS(\Mux_T1|Op[5]~18\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(5),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[5]~18\,
	regout => \RF|r1\(5));

-- Location: LC_X2_Y11_N2
\Mux_T1|Op[5]~19\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[5]~19_combout\ = (\Mux_T1|Op[5]~18\ & ((\RF|r7\(5)) # ((!\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_T1|Op[5]~18\ & (((\RF|r5\(5) & \Mux_RF_A1|Op[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r7\(5),
	datab => \RF|r5\(5),
	datac => \Mux_T1|Op[5]~18\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[5]~19_combout\);

-- Location: LC_X1_Y5_N4
\RF|Equal0~6\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~6_combout\ = (\wr_RF~combout\ & (!\Mux_RF_A3|Op\(1) & (!\Mux_RF_A3|Op\(0) & !\Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~6_combout\);

-- Location: LC_X1_Y8_N7
\RF|r0[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[5]~16\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(5))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[5])))))
-- \RF|r0\(5) = DFFEAS(\Mux_T1|Op[5]~16\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(5),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[5]~16\,
	regout => \RF|r0\(5));

-- Location: LC_X1_Y5_N3
\RF|Equal0~5\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~5_combout\ = (\wr_RF~combout\ & (!\Mux_RF_A3|Op\(1) & (!\Mux_RF_A3|Op\(0) & \Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~5_combout\);

-- Location: LC_X1_Y8_N5
\RF|r4[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~30\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[5]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(5)))))
-- \RF|r4\(5) = DFFEAS(\Mux_T2|Op[5]~30\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(5),
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~30\,
	regout => \RF|r4\(5));

-- Location: LC_X1_Y5_N0
\RF|Equal0~7\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~7_combout\ = (\wr_RF~combout\ & (\Mux_RF_A3|Op\(1) & (!\Mux_RF_A3|Op\(0) & \Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~7_combout\);

-- Location: LC_X2_Y8_N8
\RF|r6[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[5]~17\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[5]~16\ & ((N1_r6[5]))) # (!\Mux_T1|Op[5]~16\ & (\RF|r2\(5))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[5]~16\))))
-- \RF|r6\(5) = DFFEAS(\Mux_T1|Op[5]~17\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r2\(5),
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_T1|Op[5]~16\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[5]~17\,
	regout => \RF|r6\(5));

-- Location: LC_X1_Y5_N2
\RF|Equal0~4\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~4_combout\ = (\wr_RF~combout\ & (\Mux_RF_A3|Op\(1) & (!\Mux_RF_A3|Op\(0) & !\Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~4_combout\);

-- Location: LC_X2_Y8_N1
\RF|r2[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~31\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[5]~30\ & (\RF|r6\(5))) # (!\Mux_T2|Op[5]~30\ & ((N1_r2[5]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[5]~30\))))
-- \RF|r2\(5) = DFFEAS(\Mux_T2|Op[5]~31\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(5),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_T2|Op[5]~30\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~31\,
	regout => \RF|r2\(5));

-- Location: LC_X11_Y4_N6
\Memory_1|mem~316\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[5]~5\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(5))))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(5)))
-- \Memory_1|mem~316_regout\ = DFFEAS(\Mux_Mem_D|Op[5]~5\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datab => \T1_reg|Op\(5),
	datad => \T2_reg|Op\(5),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[5]~5\,
	regout => \Memory_1|mem~316_regout\);

-- Location: LC_X16_Y4_N2
\Memory_1|mem~524\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~524_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~524_regout\);

-- Location: LC_X16_Y3_N4
\Memory_1|mem~332\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~332_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~332_regout\);

-- Location: LC_X13_Y5_N3
\Memory_1|mem~396\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1264\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L374Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~332_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~332_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1264\,
	regout => \Memory_1|mem~396_regout\);

-- Location: LC_X13_Y5_N4
\Memory_1|mem~460\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1265\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1264\ & (\Memory_1|mem~524_regout\)) # (!\Memory_1|mem~1264\ & ((F1L438Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1264\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~524_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1264\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1265\,
	regout => \Memory_1|mem~460_regout\);

-- Location: LC_X16_Y5_N0
\Memory_1|mem~492\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~492_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~492_regout\);

-- Location: LC_X12_Y12_N2
\Memory_1|mem~300\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~300_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~300_regout\);

-- Location: LC_X11_Y10_N7
\Memory_1|mem~364\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1259\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L342Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~300_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~300_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1259\,
	regout => \Memory_1|mem~364_regout\);

-- Location: LC_X11_Y10_N4
\Memory_1|mem~428\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1260\ = (\Memory_1|mem~1259\ & ((\Memory_1|mem~492_regout\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1259\ & (((F1L406Q & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~492_regout\,
	datab => \Memory_1|mem~1259\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1260\,
	regout => \Memory_1|mem~428_regout\);

-- Location: LC_X8_Y6_N4
\Memory_1|mem~476\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~476_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~476_regout\);

-- Location: LC_X14_Y2_N8
\Memory_1|mem~284\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~284_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~284_regout\);

-- Location: LC_X9_Y6_N9
\Memory_1|mem~412\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1261\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L390Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~284_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~284_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1261\,
	regout => \Memory_1|mem~412_regout\);

-- Location: LC_X9_Y6_N0
\Memory_1|mem~348\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1262\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1261\ & (\Memory_1|mem~476_regout\)) # (!\Memory_1|mem~1261\ & ((F1L326Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1261\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~476_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1261\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1262\,
	regout => \Memory_1|mem~348_regout\);

-- Location: LC_X10_Y11_N0
\Memory_1|mem~1263\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1263_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1260\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1262\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1260\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1262\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1263_combout\);

-- Location: LC_X11_Y5_N7
\Memory_1|mem~508\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~508_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~508_regout\);

-- Location: LC_X11_Y4_N3
\Memory_1|mem~444\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1257\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L422Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~316_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~316_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1257\,
	regout => \Memory_1|mem~444_regout\);

-- Location: LC_X11_Y5_N8
\Memory_1|mem~380\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1258\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1257\ & (\Memory_1|mem~508_regout\)) # (!\Memory_1|mem~1257\ & ((F1L358Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1257\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~508_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1257\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1258\,
	regout => \Memory_1|mem~380_regout\);

-- Location: LC_X10_Y11_N7
\Memory_1|mem~1266\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1266_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1263_combout\ & (\Memory_1|mem~1265\)) # (!\Memory_1|mem~1263_combout\ & ((\Memory_1|mem~1258\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1265\,
	datac => \Memory_1|mem~1263_combout\,
	datad => \Memory_1|mem~1258\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1266_combout\);

-- Location: LC_X16_Y5_N8
\Memory_1|mem~1036\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1036_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1036_regout\);

-- Location: LC_X17_Y4_N9
\Memory_1|mem~844\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~844_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~844_regout\);

-- Location: LC_X15_Y4_N1
\Memory_1|mem~972\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1295\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L950Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~844_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~844_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1295\,
	regout => \Memory_1|mem~972_regout\);

-- Location: LC_X15_Y4_N0
\Memory_1|mem~908\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1296\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1295\ & (\Memory_1|mem~1036_regout\)) # (!\Memory_1|mem~1295\ & ((F1L886Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1295\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1036_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1295\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1296\,
	regout => \Memory_1|mem~908_regout\);

-- Location: LC_X19_Y6_N8
\Memory_1|mem~1004\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1004_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1004_regout\);

-- Location: LC_X20_Y6_N2
\Memory_1|mem~812\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~812_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~812_regout\);

-- Location: LC_X17_Y6_N6
\Memory_1|mem~940\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1288\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L918Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~812_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~812_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1288\,
	regout => \Memory_1|mem~940_regout\);

-- Location: LC_X17_Y6_N7
\Memory_1|mem~876\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1289\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1288\ & (\Memory_1|mem~1004_regout\)) # (!\Memory_1|mem~1288\ & ((F1L854Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1288\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1004_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1288\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1289\,
	regout => \Memory_1|mem~876_regout\);

-- Location: LC_X14_Y2_N5
\Memory_1|mem~988\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~988_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~988_regout\);

-- Location: LC_X18_Y6_N0
\Memory_1|mem~796\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~796_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~796_regout\);

-- Location: LC_X14_Y6_N2
\Memory_1|mem~860\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1292\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L838Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~796_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~796_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1292\,
	regout => \Memory_1|mem~860_regout\);

-- Location: LC_X14_Y6_N3
\Memory_1|mem~924\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1293\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1292\ & (\Memory_1|mem~988_regout\)) # (!\Memory_1|mem~1292\ & ((F1L902Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1292\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~988_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1292\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1293\,
	regout => \Memory_1|mem~924_regout\);

-- Location: LC_X20_Y9_N5
\Memory_1|mem~1020\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1020_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1020_regout\);

-- Location: LC_X20_Y8_N7
\Memory_1|mem~828\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~828_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~828_regout\);

-- Location: LC_X15_Y8_N6
\Memory_1|mem~892\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1290\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L870Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~828_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~828_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1290\,
	regout => \Memory_1|mem~892_regout\);

-- Location: LC_X15_Y8_N7
\Memory_1|mem~956\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1291\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1290\ & (\Memory_1|mem~1020_regout\)) # (!\Memory_1|mem~1290\ & ((F1L934Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1290\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1020_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1290\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1291\,
	regout => \Memory_1|mem~956_regout\);

-- Location: LC_X10_Y11_N1
\Memory_1|mem~1294\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1294_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\) # (\Memory_1|mem~1291\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1293\ & (!\Mux_Mem_A|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1293\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1291\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1294_combout\);

-- Location: LC_X10_Y11_N2
\Memory_1|mem~1297\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1297_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1294_combout\ & (\Memory_1|mem~1296\)) # (!\Memory_1|mem~1294_combout\ & ((\Memory_1|mem~1289\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1296\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1289\,
	datad => \Memory_1|mem~1294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1297_combout\);

-- Location: LC_X10_Y11_N3
\IR|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1298\ = (\Memory_1|mem~1287_combout\ & (((\Memory_1|mem~1297_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\))) # (!\Memory_1|mem~1287_combout\ & (\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1266_combout\)))
-- \IR|Op\(5) = DFFEAS(\Memory_1|mem~1298\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1287_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1266_combout\,
	datad => \Memory_1|mem~1297_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1298\,
	regout => \IR|Op\(5));

-- Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_T1~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_T1,
	combout => \select_Mux_T1~combout\);

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_T1~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_T1,
	combout => \wr_T1~combout\);

-- Location: LC_X8_Y11_N9
\T1_reg|Op[5]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(5) = DFFEAS(((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[5]~19_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & ((\Mux_T1|Op[5]~17\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1298\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[5]~19_combout\,
	datab => \Mux_T1|Op[5]~17\,
	datac => \Memory_1|mem~1298\,
	datad => \Mux_RF_A1|Op[0]~5_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(5));

-- Location: LC_X8_Y11_N8
\Mux_ALU_A|Op[5]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[5]~6_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(5))))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \T1_reg|Op\(5),
	datad => \T2_reg|Op\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[5]~6_combout\);

-- Location: LC_X8_Y10_N5
\ALU_1|c~20\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~20_combout\ = (\Mux_ALU_B|Op[5]~12_combout\ & ((\Mux_ALU_A|Op[5]~6_combout\) # ((\ALU_1|c~31_combout\) # (\ALU_1|c~19_combout\)))) # (!\Mux_ALU_B|Op[5]~12_combout\ & (\Mux_ALU_A|Op[5]~6_combout\ & ((\ALU_1|c~31_combout\) # 
-- (\ALU_1|c~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[5]~12_combout\,
	datab => \Mux_ALU_A|Op[5]~6_combout\,
	datac => \ALU_1|c~31_combout\,
	datad => \ALU_1|c~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~20_combout\);

-- Location: LC_X6_Y8_N6
\ALU_1|Op[6]~10\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[6]~10_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_B|Op[6]~14_combout\ $ (\Mux_ALU_A|Op[6]~7_combout\ $ (\ALU_1|c~20_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[6]~7_combout\)) # (!\Mux_ALU_B|Op[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \Mux_ALU_B|Op[6]~14_combout\,
	datac => \Mux_ALU_A|Op[6]~7_combout\,
	datad => \ALU_1|c~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[6]~10_combout\);

-- Location: LC_X4_Y7_N2
\ALU_1|Op[6]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(6) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[6]~10_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[6]~10_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(6));

-- Location: LC_X7_Y8_N8
\inc|Add0~25\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~25_combout\ = (\T1_reg|Op\(6) $ (((!\inc|Add0~7\ & \inc|Add0~17\) # (\inc|Add0~7\ & \inc|Add0~17COUT1_79\))))
-- \inc|Add0~27\ = CARRY(((!\inc|Add0~17\) # (!\T1_reg|Op\(6))))
-- \inc|Add0~27COUT1_80\ = CARRY(((!\inc|Add0~17COUT1_79\) # (!\T1_reg|Op\(6))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(6),
	cin => \inc|Add0~7\,
	cin0 => \inc|Add0~17\,
	cin1 => \inc|Add0~17COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~25_combout\,
	cout0 => \inc|Add0~27\,
	cout1 => \inc|Add0~27COUT1_80\);

-- Location: LC_X2_Y7_N0
\inc|Op[6]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(6) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~25_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(6),
	datac => \inc|Add0~25_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(6));

-- Location: LC_X2_Y7_N1
\RF|r5[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~21\ = (\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[6]~0_combout\ & ((\inc|Op\(6))))) # (!\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[6]~20\) # ((\Mux_RF_D3|Op[6]~0_combout\ & \inc|Op\(6)))))
-- \RF|r5\(6) = DFFEAS(\Mux_RF_D3|Op[6]~21\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \Mux_RF_D3|Op[6]~0_combout\,
	datac => \Mux_RF_D3|Op[6]~20\,
	datad => \inc|Op\(6),
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~21\,
	regout => \RF|r5\(6));

-- Location: LC_X1_Y5_N1
\RF|Equal0~1\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~1_combout\ = (\wr_RF~combout\ & (\Mux_RF_A3|Op\(1) & (\Mux_RF_A3|Op\(0) & !\Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~1_combout\);

-- Location: LC_X2_Y7_N7
\RF|r3[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~42\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[6]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(6) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(6) = DFFEAS(\Mux_T2|Op[6]~42\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(6),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~42\,
	regout => \RF|r3\(6));

-- Location: LC_X1_Y7_N0
\RF|r1[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[6]~30\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(6))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[6])))))
-- \RF|r1\(6) = DFFEAS(\Mux_T1|Op[6]~30\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(6),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[6]~30\,
	regout => \RF|r1\(6));

-- Location: LC_X1_Y7_N8
\RF|r7[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~43\ = (\Mux_T2|Op[6]~42\ & (((N1_r7[6]) # (!\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_T2|Op[6]~42\ & (\RF|r5\(6) & ((\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r7\(6) = DFFEAS(\Mux_T2|Op[6]~43\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(6),
	datab => \Mux_T2|Op[6]~42\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~43\,
	regout => \RF|r7\(6));

-- Location: LC_X3_Y7_N8
\RF|r4[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~44\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[6]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(6)))))
-- \RF|r4\(6) = DFFEAS(\Mux_T2|Op[6]~44\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(6),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~44\,
	regout => \RF|r4\(6));

-- Location: LC_X3_Y7_N4
\RF|r0[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[6]~28\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(6))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[6])))))
-- \RF|r0\(6) = DFFEAS(\Mux_T1|Op[6]~28\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(6),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[6]~28\,
	regout => \RF|r0\(6));

-- Location: LC_X2_Y10_N8
\RF|r2[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~45\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[6]~44\ & (\RF|r6\(6))) # (!\Mux_T2|Op[6]~44\ & ((N1_r2[6]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[6]~44\))))
-- \RF|r2\(6) = DFFEAS(\Mux_T2|Op[6]~45\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(6),
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_T2|Op[6]~44\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~45\,
	regout => \RF|r2\(6));

-- Location: LC_X9_Y8_N1
\Mux_T2|Op[6]~46\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~46_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[6]~43\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[6]~45\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[6]~43\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Mux_T2|Op[6]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~46_combout\);

-- Location: LC_X6_Y5_N5
\Memory_1|mem~605\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[6]~6\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(6)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(6))))
-- \Memory_1|mem~605_regout\ = DFFEAS(\Mux_Mem_D|Op[6]~6\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \T1_reg|Op\(6),
	datac => \select_Mux_Mem_D~combout\,
	datad => \T2_reg|Op\(6),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[6]~6\,
	regout => \Memory_1|mem~605_regout\);

-- Location: LC_X17_Y4_N7
\Memory_1|mem~781\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~781_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~781_regout\);

-- Location: LC_X18_Y7_N8
\Memory_1|mem~733\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~733_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~733_regout\);

-- Location: LC_X18_Y7_N9
\Memory_1|mem~749\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1306\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L727Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~733_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~733_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1306\,
	regout => \Memory_1|mem~749_regout\);

-- Location: LC_X14_Y4_N7
\Memory_1|mem~765\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1307\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1306\ & (\Memory_1|mem~781_regout\)) # (!\Memory_1|mem~1306\ & ((F1L743Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1306\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~781_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1306\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1307\,
	regout => \Memory_1|mem~765_regout\);

-- Location: LC_X14_Y3_N0
\Memory_1|mem~653\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~653_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~653_regout\);

-- Location: LC_X7_Y4_N4
\Memory_1|mem~621\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1299\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L599Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~605_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~605_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1299\,
	regout => \Memory_1|mem~621_regout\);

-- Location: LC_X14_Y4_N5
\Memory_1|mem~637\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1300\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1299\ & (\Memory_1|mem~653_regout\)) # (!\Memory_1|mem~1299\ & ((F1L615Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1299\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~653_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1299\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1300\,
	regout => \Memory_1|mem~637_regout\);

-- Location: LC_X17_Y12_N7
\Memory_1|mem~717\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~717_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~717_regout\);

-- Location: LC_X15_Y12_N5
\Memory_1|mem~669\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~669_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~669_regout\);

-- Location: LC_X14_Y11_N8
\Memory_1|mem~701\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1301\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L679Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~669_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~669_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1301\,
	regout => \Memory_1|mem~701_regout\);

-- Location: LC_X14_Y11_N0
\Memory_1|mem~685\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1302\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1301\ & (\Memory_1|mem~717_regout\)) # (!\Memory_1|mem~1301\ & ((F1L663Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1301\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~717_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1301\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1302\,
	regout => \Memory_1|mem~685_regout\);

-- Location: LC_X16_Y12_N0
\Memory_1|mem~589\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~589_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~589_regout\);

-- Location: LC_X17_Y12_N2
\Memory_1|mem~541\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~541_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~541_regout\);

-- Location: LC_X14_Y12_N2
\Memory_1|mem~573\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1303\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L551Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~541_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~541_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1303\,
	regout => \Memory_1|mem~573_regout\);

-- Location: LC_X14_Y12_N3
\Memory_1|mem~557\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1304\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1303\ & (\Memory_1|mem~589_regout\)) # (!\Memory_1|mem~1303\ & ((F1L535Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1303\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~589_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1303\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1304\,
	regout => \Memory_1|mem~557_regout\);

-- Location: LC_X14_Y4_N3
\Memory_1|mem~1305\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1305_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1302\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1304\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1302\,
	datad => \Memory_1|mem~1304\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1305_combout\);

-- Location: LC_X14_Y4_N4
\Memory_1|mem~1308\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1308_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1305_combout\ & (\Memory_1|mem~1307\)) # (!\Memory_1|mem~1305_combout\ & ((\Memory_1|mem~1300\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1307\,
	datac => \Memory_1|mem~1300\,
	datad => \Memory_1|mem~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1308_combout\);

-- Location: LC_X16_Y2_N4
\Memory_1|mem~205\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~205_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~205_regout\);

-- Location: LC_X17_Y3_N0
\Memory_1|mem~157\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~157_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~157_regout\);

-- Location: LC_X13_Y10_N3
\Memory_1|mem~173\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1319\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L151Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~157_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~157_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1319\,
	regout => \Memory_1|mem~173_regout\);

-- Location: LC_X13_Y10_N7
\Memory_1|mem~189\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1320\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1319\ & (\Memory_1|mem~205_regout\)) # (!\Memory_1|mem~1319\ & ((F1L167Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1319\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~205_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1319\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1320\,
	regout => \Memory_1|mem~189_regout\);

-- Location: LC_X3_Y12_N4
\Memory_1|mem~269\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~269_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~269_regout\);

-- Location: LC_X3_Y12_N2
\Memory_1|mem~221\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~221_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~221_regout\);

-- Location: LC_X4_Y12_N8
\Memory_1|mem~253\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1326\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L231Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~221_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~221_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1326\,
	regout => \Memory_1|mem~253_regout\);

-- Location: LC_X4_Y12_N9
\Memory_1|mem~237\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1327\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1326\ & (\Memory_1|mem~269_regout\)) # (!\Memory_1|mem~1326\ & ((F1L215Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1326\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~269_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1326\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1327\,
	regout => \Memory_1|mem~237_regout\);

-- Location: LC_X3_Y13_N4
\Memory_1|mem~77\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~77_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~77_regout\);

-- Location: LC_X7_Y13_N9
\Memory_1|mem~29\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~29_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~29_regout\);

-- Location: LC_X8_Y13_N6
\Memory_1|mem~45\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1323\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((F1L23Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~29_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~29_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1323\,
	regout => \Memory_1|mem~45_regout\);

-- Location: LC_X8_Y13_N7
\Memory_1|mem~61\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1324\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1323\ & (\Memory_1|mem~77_regout\)) # (!\Memory_1|mem~1323\ & ((F1L39Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1323\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~77_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1323\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1324\,
	regout => \Memory_1|mem~61_regout\);

-- Location: LC_X7_Y13_N2
\Memory_1|mem~141\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~141_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~141_regout\);

-- Location: LC_X11_Y12_N8
\Memory_1|mem~93\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~93_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~93_regout\);

-- Location: LC_X7_Y12_N4
\Memory_1|mem~125\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1321\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L103Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~93_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~93_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1321\,
	regout => \Memory_1|mem~125_regout\);

-- Location: LC_X7_Y12_N5
\Memory_1|mem~109\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1322\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1321\ & (\Memory_1|mem~141_regout\)) # (!\Memory_1|mem~1321\ & ((F1L87Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1321\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~141_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1321\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1322\,
	regout => \Memory_1|mem~109_regout\);

-- Location: LC_X13_Y12_N0
\Memory_1|mem~1325\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1325_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (\Mux_Mem_A|Op[2]~2_combout\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1322\))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1324\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1324\,
	datad => \Memory_1|mem~1322\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1325_combout\);

-- Location: LC_X13_Y12_N1
\Memory_1|mem~1328\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1328_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1325_combout\ & ((\Memory_1|mem~1327\))) # (!\Memory_1|mem~1325_combout\ & (\Memory_1|mem~1320\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1320\,
	datac => \Memory_1|mem~1327\,
	datad => \Memory_1|mem~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1328_combout\);

-- Location: LC_X16_Y4_N1
\Memory_1|mem~525\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~525_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~525_regout\);

-- Location: LC_X6_Y4_N6
\Memory_1|mem~333\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~333_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~333_regout\);

-- Location: LC_X10_Y4_N2
\Memory_1|mem~397\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1316\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L375Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~333_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~333_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1316\,
	regout => \Memory_1|mem~397_regout\);

-- Location: LC_X10_Y4_N3
\Memory_1|mem~461\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1317\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1316\ & (\Memory_1|mem~525_regout\)) # (!\Memory_1|mem~1316\ & ((F1L439Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1316\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~525_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1316\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1317\,
	regout => \Memory_1|mem~461_regout\);

-- Location: LC_X12_Y6_N2
\Memory_1|mem~509\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~509_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~509_regout\);

-- Location: LC_X13_Y4_N6
\Memory_1|mem~317\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~317_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~317_regout\);

-- Location: LC_X13_Y4_N1
\Memory_1|mem~445\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1309\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L423Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~317_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~317_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1309\,
	regout => \Memory_1|mem~445_regout\);

-- Location: LC_X13_Y6_N7
\Memory_1|mem~381\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1310\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1309\ & (\Memory_1|mem~509_regout\)) # (!\Memory_1|mem~1309\ & ((F1L359Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1309\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~509_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1309\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1310\,
	regout => \Memory_1|mem~381_regout\);

-- Location: LC_X11_Y7_N3
\Memory_1|mem~493\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~493_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~493_regout\);

-- Location: LC_X16_Y10_N8
\Memory_1|mem~301\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~301_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~301_regout\);

-- Location: LC_X11_Y10_N9
\Memory_1|mem~365\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1311\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L343Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~301_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~301_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1311\,
	regout => \Memory_1|mem~365_regout\);

-- Location: LC_X11_Y10_N0
\Memory_1|mem~429\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1312\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1311\ & (\Memory_1|mem~493_regout\)) # (!\Memory_1|mem~1311\ & ((F1L407Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1311\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~493_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1311\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1312\,
	regout => \Memory_1|mem~429_regout\);

-- Location: LC_X8_Y6_N9
\Memory_1|mem~477\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~477_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~477_regout\);

-- Location: LC_X14_Y2_N4
\Memory_1|mem~285\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~285_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~285_regout\);

-- Location: LC_X9_Y6_N4
\Memory_1|mem~413\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1313\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L391Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~285_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~285_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1313\,
	regout => \Memory_1|mem~413_regout\);

-- Location: LC_X9_Y6_N5
\Memory_1|mem~349\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1314\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1313\ & (\Memory_1|mem~477_regout\)) # (!\Memory_1|mem~1313\ & ((F1L327Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1313\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~477_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1313\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1314\,
	regout => \Memory_1|mem~349_regout\);

-- Location: LC_X14_Y8_N6
\Memory_1|mem~1315\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1315_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1312\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1314\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1312\,
	datad => \Memory_1|mem~1314\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1315_combout\);

-- Location: LC_X14_Y8_N7
\Memory_1|mem~1318\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1318_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1315_combout\ & (\Memory_1|mem~1317\)) # (!\Memory_1|mem~1315_combout\ & ((\Memory_1|mem~1310\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1317\,
	datac => \Memory_1|mem~1310\,
	datad => \Memory_1|mem~1315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1318_combout\);

-- Location: LC_X14_Y8_N8
\Memory_1|mem~1329\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1329_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1318_combout\))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (\Memory_1|mem~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1328_combout\,
	datad => \Memory_1|mem~1318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1329_combout\);

-- Location: LC_X17_Y3_N8
\Memory_1|mem~1037\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1037_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1037_regout\);

-- Location: LC_X17_Y4_N1
\Memory_1|mem~845\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~845_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~845_regout\);

-- Location: LC_X15_Y4_N2
\Memory_1|mem~973\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1337\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L951Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~845_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~845_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1337\,
	regout => \Memory_1|mem~973_regout\);

-- Location: LC_X15_Y4_N5
\Memory_1|mem~909\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1338\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1337\ & (\Memory_1|mem~1037_regout\)) # (!\Memory_1|mem~1337\ & ((F1L887Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1337\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1037_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1337\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1338\,
	regout => \Memory_1|mem~909_regout\);

-- Location: LC_X19_Y6_N7
\Memory_1|mem~1005\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1005_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1005_regout\);

-- Location: LC_X20_Y6_N5
\Memory_1|mem~813\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~813_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~813_regout\);

-- Location: LC_X17_Y6_N4
\Memory_1|mem~941\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1330\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L919Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~813_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~813_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1330\,
	regout => \Memory_1|mem~941_regout\);

-- Location: LC_X17_Y6_N5
\Memory_1|mem~877\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1331\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1330\ & (\Memory_1|mem~1005_regout\)) # (!\Memory_1|mem~1330\ & ((F1L855Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1330\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1005_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1330\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1331\,
	regout => \Memory_1|mem~877_regout\);

-- Location: LC_X20_Y9_N4
\Memory_1|mem~1021\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1021_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1021_regout\);

-- Location: LC_X20_Y8_N6
\Memory_1|mem~829\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~829_regout\ = DFFEAS((((\Mux_Mem_D|Op[6]~6\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~829_regout\);

-- Location: LC_X15_Y8_N2
\Memory_1|mem~893\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1332\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L871Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~829_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~829_regout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1332\,
	regout => \Memory_1|mem~893_regout\);

-- Location: LC_X15_Y8_N3
\Memory_1|mem~957\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1333\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1332\ & (\Memory_1|mem~1021_regout\)) # (!\Memory_1|mem~1332\ & ((F1L935Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1332\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1021_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1332\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1333\,
	regout => \Memory_1|mem~957_regout\);

-- Location: LC_X14_Y2_N6
\Memory_1|mem~989\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~989_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~989_regout\);

-- Location: LC_X19_Y6_N3
\Memory_1|mem~797\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~797_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[6]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~797_regout\);

-- Location: LC_X14_Y6_N6
\Memory_1|mem~861\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1334\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((F1L839Q))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~797_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~797_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1334\,
	regout => \Memory_1|mem~861_regout\);

-- Location: LC_X14_Y6_N7
\Memory_1|mem~925\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1335\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1334\ & (\Memory_1|mem~989_regout\)) # (!\Memory_1|mem~1334\ & ((F1L903Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1334\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~989_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[6]~6\,
	datad => \Memory_1|mem~1334\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1335\,
	regout => \Memory_1|mem~925_regout\);

-- Location: LC_X14_Y4_N1
\Memory_1|mem~1336\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1336_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1333\) # ((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((!\Mux_Mem_A|Op[0]~1_combout\ & \Memory_1|mem~1335\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1333\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1335\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1336_combout\);

-- Location: LC_X14_Y4_N2
\Memory_1|mem~1339\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1339_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1336_combout\ & (\Memory_1|mem~1338\)) # (!\Memory_1|mem~1336_combout\ & ((\Memory_1|mem~1331\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1338\,
	datac => \Memory_1|mem~1331\,
	datad => \Memory_1|mem~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1339_combout\);

-- Location: LC_X9_Y8_N2
\IR|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1340\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1329_combout\ & ((\Memory_1|mem~1339_combout\))) # (!\Memory_1|mem~1329_combout\ & (\Memory_1|mem~1308_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1329_combout\))))
-- \IR|Op\(6) = DFFEAS(\Memory_1|mem~1340\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1308_combout\,
	datac => \Memory_1|mem~1329_combout\,
	datad => \Memory_1|mem~1339_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1340\,
	regout => \IR|Op\(6));

-- Location: LC_X9_Y8_N6
\Mux_T2|Op[6]~47\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[6]~47_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[6]~46_combout\ & (\ALU_1|Op\(6))) # (!\Mux_T2|Op[6]~46_combout\ & ((\Memory_1|mem~1340\))))) # (!\T2_reg|Op[1]~2_combout\ & (((\Mux_T2|Op[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op\(6),
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[6]~46_combout\,
	datad => \Memory_1|mem~1340\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[6]~47_combout\);

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_T2~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_T2,
	combout => \wr_T2~combout\);

-- Location: LC_X9_Y8_N7
\T2_reg|Op[6]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(6) = DFFEAS(((\Mux_T2|Op[6]~47_combout\ & ((!\select_Mux_T2~combout\(0)) # (!\select_Mux_T2~combout\(1))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(1),
	datac => \select_Mux_T2~combout\(0),
	datad => \Mux_T2|Op[6]~47_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(6));

-- Location: LC_X6_Y5_N4
\Mux_RF_D3|Op[6]~19\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~19_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(6)) # ((\select_Mux_RF_D3~combout\(1))))) # (!\select_Mux_RF_D3~combout\(0) & (((\T1_reg|Op\(6) & !\select_Mux_RF_D3~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(6),
	datab => \select_Mux_RF_D3~combout\(0),
	datac => \T1_reg|Op\(6),
	datad => \select_Mux_RF_D3~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~19_combout\);

-- Location: LC_X4_Y7_N3
\T3_reg|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~20\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[6]~19_combout\ & ((\ALU_1|Op\(6)))) # (!\Mux_RF_D3|Op[6]~19_combout\ & (E4_Op[6])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[6]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[6]~19_combout\,
	datac => \inc|Op\(6),
	datad => \ALU_1|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~20\,
	regout => \T3_reg|Op\(6));

-- Location: LC_X2_Y10_N7
\RF|r6[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[6]~29\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[6]~28\ & ((N1_r6[6]))) # (!\Mux_T1|Op[6]~28\ & (\RF|r2\(6))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[6]~28\))))
-- \RF|r6\(6) = DFFEAS(\Mux_T1|Op[6]~29\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[6]~21\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(6),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[6]~21\,
	datad => \Mux_T1|Op[6]~28\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[6]~29\,
	regout => \RF|r6\(6));

-- Location: LC_X1_Y7_N7
\Mux_T1|Op[6]~31\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[6]~31_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[6]~30\ & ((\RF|r7\(6)))) # (!\Mux_T1|Op[6]~30\ & (\RF|r5\(6))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[6]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(6),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_T1|Op[6]~30\,
	datad => \RF|r7\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[6]~31_combout\);

-- Location: LC_X6_Y8_N7
\T1_reg|Op[6]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(6) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[6]~31_combout\)))) # (!\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[6]~29\)), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1340\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[6]~29\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1340\,
	datad => \Mux_T1|Op[6]~31_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(6));

-- Location: LC_X7_Y8_N9
\inc|Add0~30\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~30_combout\ = (\T1_reg|Op\(7) $ ((!(!\inc|Add0~7\ & \inc|Add0~27\) # (\inc|Add0~7\ & \inc|Add0~27COUT1_80\))))
-- \inc|Add0~32\ = CARRY(((\T1_reg|Op\(7) & !\inc|Add0~27COUT1_80\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(7),
	cin => \inc|Add0~7\,
	cin0 => \inc|Add0~27\,
	cin1 => \inc|Add0~27COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~30_combout\,
	cout => \inc|Add0~32\);

-- Location: LC_X4_Y9_N2
\inc|Op[7]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(7) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~30_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(7),
	datac => \inc|Add0~30_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(7));

-- Location: LC_X4_Y9_N0
\Mux_RF_D3|Op[7]~23\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~23_combout\ = (\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[7]~22_combout\ & ((\inc|Op\(7)))) # (!\Mux_RF_D3|Op[7]~22_combout\ & (\IR|Op\(0))))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(0),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[7]~22_combout\,
	datad => \inc|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~23_combout\);

-- Location: LC_X4_Y9_N1
\RF|r5[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~25\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[7]~24\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[7]~23_combout\))))
-- \RF|r5\(7) = DFFEAS(\Mux_RF_D3|Op[7]~25\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[7]~24\,
	datad => \Mux_RF_D3|Op[7]~23_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~25\,
	regout => \RF|r5\(7));

-- Location: LC_X5_Y9_N3
\RF|r3[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~49\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((N1_r3[7]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(7)))))
-- \RF|r3\(7) = DFFEAS(\Mux_T2|Op[7]~49\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0_combout\,
	datab => \RF|r1\(7),
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~49\,
	regout => \RF|r3\(7));

-- Location: LC_X5_Y9_N0
\RF|r1[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[7]~26\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(7))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[7])))))
-- \RF|r1\(7) = DFFEAS(\Mux_T1|Op[7]~26\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(7),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[7]~26\,
	regout => \RF|r1\(7));

-- Location: LC_X3_Y9_N0
\RF|r7[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~50\ = (\Mux_T2|Op[7]~49\ & (((N1_r7[7])) # (!\Mux_RF_A2|Op[2]~0_combout\))) # (!\Mux_T2|Op[7]~49\ & (\Mux_RF_A2|Op[2]~0_combout\ & ((\RF|r5\(7)))))
-- \RF|r7\(7) = DFFEAS(\Mux_T2|Op[7]~50\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T2|Op[7]~49\,
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \RF|r5\(7),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~50\,
	regout => \RF|r7\(7));

-- Location: LC_X2_Y9_N5
\RF|r4[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~51\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((N1_r4[7]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(7) & ((!\Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r4\(7) = DFFEAS(\Mux_T2|Op[7]~51\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(7),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~51\,
	regout => \RF|r4\(7));

-- Location: LC_X2_Y9_N7
\RF|r0[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[7]~24\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(7))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[7])))))
-- \RF|r0\(7) = DFFEAS(\Mux_T1|Op[7]~24\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(7),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[7]~24\,
	regout => \RF|r0\(7));

-- Location: LC_X3_Y11_N6
\RF|r2[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~52\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[7]~51\ & (\RF|r6\(7))) # (!\Mux_T2|Op[7]~51\ & ((N1_r2[7]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[7]~51\))))
-- \RF|r2\(7) = DFFEAS(\Mux_T2|Op[7]~52\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(7),
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_T2|Op[7]~51\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~52\,
	regout => \RF|r2\(7));

-- Location: LC_X3_Y11_N7
\RF|r6[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[7]~25\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[7]~24\ & ((N1_r6[7]))) # (!\Mux_T1|Op[7]~24\ & (\RF|r2\(7))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[7]~24\))))
-- \RF|r6\(7) = DFFEAS(\Mux_T1|Op[7]~25\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(7),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_T1|Op[7]~24\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[7]~25\,
	regout => \RF|r6\(7));

-- Location: LC_X11_Y4_N1
\Memory_1|mem~318\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[7]~7\ = ((\select_Mux_Mem_D~combout\ & (\T2_reg|Op\(7))) # (!\select_Mux_Mem_D~combout\ & ((\T1_reg|Op\(7)))))
-- \Memory_1|mem~318_regout\ = DFFEAS(\Mux_Mem_D|Op[7]~7\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \T2_reg|Op\(7),
	datac => \select_Mux_Mem_D~combout\,
	datad => \T1_reg|Op\(7),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[7]~7\,
	regout => \Memory_1|mem~318_regout\);

-- Location: LC_X16_Y4_N6
\Memory_1|mem~526\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~526_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~526_regout\);

-- Location: LC_X16_Y3_N6
\Memory_1|mem~334\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~334_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~334_regout\);

-- Location: LC_X13_Y5_N1
\Memory_1|mem~398\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1348\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L376Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~334_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~334_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1348\,
	regout => \Memory_1|mem~398_regout\);

-- Location: LC_X13_Y5_N0
\Memory_1|mem~462\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1349\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1348\ & (\Memory_1|mem~526_regout\)) # (!\Memory_1|mem~1348\ & ((F1L440Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1348\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~526_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1348\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1349\,
	regout => \Memory_1|mem~462_regout\);

-- Location: LC_X11_Y5_N5
\Memory_1|mem~510\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~510_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~510_regout\);

-- Location: LC_X11_Y4_N0
\Memory_1|mem~446\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1341\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L424Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~318_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~318_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1341\,
	regout => \Memory_1|mem~446_regout\);

-- Location: LC_X11_Y5_N2
\Memory_1|mem~382\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1342\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1341\ & (\Memory_1|mem~510_regout\)) # (!\Memory_1|mem~1341\ & ((F1L360Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1341\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~510_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1341\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1342\,
	regout => \Memory_1|mem~382_regout\);

-- Location: LC_X8_Y6_N2
\Memory_1|mem~478\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~478_regout\ = DFFEAS((((\Mux_Mem_D|Op[7]~7\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~478_regout\);

-- Location: LC_X14_Y2_N1
\Memory_1|mem~286\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~286_regout\ = DFFEAS((((\Mux_Mem_D|Op[7]~7\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~286_regout\);

-- Location: LC_X9_Y6_N8
\Memory_1|mem~414\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1345\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L392Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~286_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~286_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1345\,
	regout => \Memory_1|mem~414_regout\);

-- Location: LC_X9_Y6_N1
\Memory_1|mem~350\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1346\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1345\ & (\Memory_1|mem~478_regout\)) # (!\Memory_1|mem~1345\ & ((F1L328Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1345\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~478_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1345\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1346\,
	regout => \Memory_1|mem~350_regout\);

-- Location: LC_X12_Y12_N1
\Memory_1|mem~302\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~302_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~302_regout\);

-- Location: LC_X8_Y9_N6
\Memory_1|mem~366\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1343\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((F1L344Q)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~302_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~302_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1343\,
	regout => \Memory_1|mem~366_regout\);

-- Location: LC_X9_Y7_N4
\Memory_1|mem~494\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~494_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~494_regout\);

-- Location: LC_X8_Y9_N0
\Memory_1|mem~430\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1344\ = (\Memory_1|mem~1343\ & (((\Memory_1|mem~494_regout\)) # (!\Mux_Mem_A|Op[3]~3_combout\))) # (!\Memory_1|mem~1343\ & (\Mux_Mem_A|Op[3]~3_combout\ & (F1L408Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1343\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~494_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1344\,
	regout => \Memory_1|mem~430_regout\);

-- Location: LC_X10_Y10_N2
\Memory_1|mem~1347\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1347_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1344\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1346\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1346\,
	datad => \Memory_1|mem~1344\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1347_combout\);

-- Location: LC_X10_Y10_N6
\Memory_1|mem~1350\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1350_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1347_combout\ & (\Memory_1|mem~1349\)) # (!\Memory_1|mem~1347_combout\ & ((\Memory_1|mem~1342\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1349\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1342\,
	datad => \Memory_1|mem~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1350_combout\);

-- Location: LC_X17_Y3_N6
\Memory_1|mem~1038\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1038_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1038_regout\);

-- Location: LC_X17_Y4_N4
\Memory_1|mem~846\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~846_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~846_regout\);

-- Location: LC_X15_Y4_N6
\Memory_1|mem~974\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1379\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L952Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~846_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~846_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1379\,
	regout => \Memory_1|mem~974_regout\);

-- Location: LC_X15_Y4_N7
\Memory_1|mem~910\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1380\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1379\ & (\Memory_1|mem~1038_regout\)) # (!\Memory_1|mem~1379\ & ((F1L888Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1379\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1038_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1379\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1380\,
	regout => \Memory_1|mem~910_regout\);

-- Location: LC_X19_Y6_N9
\Memory_1|mem~1006\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1006_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1006_regout\);

-- Location: LC_X20_Y6_N4
\Memory_1|mem~814\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~814_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~814_regout\);

-- Location: LC_X17_Y6_N2
\Memory_1|mem~942\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1372\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L920Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~814_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~814_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1372\,
	regout => \Memory_1|mem~942_regout\);

-- Location: LC_X17_Y6_N3
\Memory_1|mem~878\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1373\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1372\ & (\Memory_1|mem~1006_regout\)) # (!\Memory_1|mem~1372\ & ((F1L856Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1372\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1006_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1372\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1373\,
	regout => \Memory_1|mem~878_regout\);

-- Location: LC_X18_Y12_N0
\Memory_1|mem~1022\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1022_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1022_regout\);

-- Location: LC_X20_Y8_N1
\Memory_1|mem~830\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~830_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~830_regout\);

-- Location: LC_X15_Y8_N1
\Memory_1|mem~894\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1374\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L872Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~830_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~830_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1374\,
	regout => \Memory_1|mem~894_regout\);

-- Location: LC_X15_Y8_N0
\Memory_1|mem~958\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1375\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1374\ & (\Memory_1|mem~1022_regout\)) # (!\Memory_1|mem~1374\ & ((F1L936Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1374\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1022_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1374\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1375\,
	regout => \Memory_1|mem~958_regout\);

-- Location: LC_X14_Y2_N7
\Memory_1|mem~990\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~990_regout\ = DFFEAS((((\Mux_Mem_D|Op[7]~7\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~990_regout\);

-- Location: LC_X19_Y6_N4
\Memory_1|mem~798\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~798_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~798_regout\);

-- Location: LC_X14_Y6_N0
\Memory_1|mem~862\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1376\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L840Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~798_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~798_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1376\,
	regout => \Memory_1|mem~862_regout\);

-- Location: LC_X14_Y6_N1
\Memory_1|mem~926\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1377\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1376\ & (\Memory_1|mem~990_regout\)) # (!\Memory_1|mem~1376\ & ((F1L904Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1376\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~990_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1376\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1377\,
	regout => \Memory_1|mem~926_regout\);

-- Location: LC_X14_Y6_N9
\Memory_1|mem~1378\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1378_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1375\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1377\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1375\,
	datad => \Memory_1|mem~1377\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1378_combout\);

-- Location: LC_X9_Y10_N9
\Memory_1|mem~1381\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1381_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1378_combout\ & (\Memory_1|mem~1380\)) # (!\Memory_1|mem~1378_combout\ & ((\Memory_1|mem~1373\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1380\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1373\,
	datad => \Memory_1|mem~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1381_combout\);

-- Location: LC_X9_Y10_N5
\IR|Op[7]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1382\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1371_combout\ & ((\Memory_1|mem~1381_combout\))) # (!\Memory_1|mem~1371_combout\ & (\Memory_1|mem~1350_combout\)))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1371_combout\))
-- \IR|Op\(7) = DFFEAS(\Memory_1|mem~1382\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1371_combout\,
	datac => \Memory_1|mem~1350_combout\,
	datad => \Memory_1|mem~1381_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1382\,
	regout => \IR|Op\(7));

-- Location: LC_X9_Y10_N6
\Mux_T2|Op[7]~53\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~53_combout\ = (\T2_reg|Op[1]~1_combout\ & (\T2_reg|Op[1]~2_combout\)) # (!\T2_reg|Op[1]~1_combout\ & ((\T2_reg|Op[1]~2_combout\ & ((\Memory_1|mem~1382\))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[7]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[7]~52\,
	datad => \Memory_1|mem~1382\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~53_combout\);

-- Location: LC_X9_Y10_N7
\Mux_T2|Op[7]~54\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[7]~54_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[7]~53_combout\ & ((\ALU_1|Op\(7)))) # (!\Mux_T2|Op[7]~53_combout\ & (\Mux_T2|Op[7]~50\)))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[7]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \Mux_T2|Op[7]~50\,
	datac => \ALU_1|Op\(7),
	datad => \Mux_T2|Op[7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[7]~54_combout\);

-- Location: LC_X9_Y10_N8
\T2_reg|Op[7]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(7) = DFFEAS(((\Mux_T2|Op[7]~54_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[7]~54_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(7));

-- Location: LC_X4_Y10_N9
\Mux_ALU_A|Op[7]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[7]~0_combout\ = ((\select_Mux_ALU_A~combout\ & ((\T2_reg|Op\(7)))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \T1_reg|Op\(7),
	datad => \T2_reg|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[7]~0_combout\);

-- Location: LC_X9_Y10_N1
\Mux_ALU_B|Op[7]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[7]~0_combout\ = (\select_Mux_ALU_B~combout\(0) & (\select_Mux_ALU_B~combout\(1))) # (!\select_Mux_ALU_B~combout\(0) & ((\select_Mux_ALU_B~combout\(1) & (\IR|Op\(5))) # (!\select_Mux_ALU_B~combout\(1) & ((\T2_reg|Op\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \IR|Op\(5),
	datad => \T2_reg|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[7]~0_combout\);

-- Location: LC_X9_Y10_N2
\Mux_ALU_B|Op[7]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[7]~1_combout\ = (\select_Mux_ALU_B~combout\(0) & ((\Mux_ALU_B|Op[7]~0_combout\ & ((\IR|Op\(7)))) # (!\Mux_ALU_B|Op[7]~0_combout\ & (\T2_reg|Op\(6))))) # (!\select_Mux_ALU_B~combout\(0) & (((\Mux_ALU_B|Op[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(6),
	datac => \IR|Op\(7),
	datad => \Mux_ALU_B|Op[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[7]~1_combout\);

-- Location: LC_X8_Y10_N6
\ALU_1|c~21\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~21_combout\ = (\Mux_ALU_B|Op[6]~14_combout\ & ((\Mux_ALU_A|Op[6]~7_combout\) # ((\ALU_1|c~20_combout\)))) # (!\Mux_ALU_B|Op[6]~14_combout\ & (\Mux_ALU_A|Op[6]~7_combout\ & ((\ALU_1|c~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[6]~14_combout\,
	datab => \Mux_ALU_A|Op[6]~7_combout\,
	datad => \ALU_1|c~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~21_combout\);

-- Location: LC_X4_Y9_N6
\ALU_1|Op[7]~11\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[7]~11_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_A|Op[7]~0_combout\ $ (\Mux_ALU_B|Op[7]~1_combout\ $ (\ALU_1|c~21_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[7]~1_combout\)) # (!\Mux_ALU_A|Op[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[7]~0_combout\,
	datab => \Mux_ALU_B|Op[7]~1_combout\,
	datac => \ALU_1|Equal2~0_combout\,
	datad => \ALU_1|c~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[7]~11_combout\);

-- Location: LC_X4_Y9_N7
\ALU_1|Op[7]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(7) = ((GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op[7]~11_combout\))) # (!GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op\(7),
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(7));

-- Location: LC_X4_Y9_N5
\T3_reg|Op[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~24\ = ((\select_Mux_RF_D3~combout\(0) & (\ALU_1|Op\(7))) # (!\select_Mux_RF_D3~combout\(0) & ((E4_Op[7]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ALU_1|Op\(7),
	datac => \inc|Op\(7),
	datad => \select_Mux_RF_D3~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~24\,
	regout => \T3_reg|Op\(7));

-- Location: LC_X3_Y9_N7
\Mux_T1|Op[7]~27\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[7]~27_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[7]~26\ & ((\RF|r7\(7)))) # (!\Mux_T1|Op[7]~26\ & (\RF|r5\(7))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[7]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(7),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \RF|r7\(7),
	datad => \Mux_T1|Op[7]~26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[7]~27_combout\);

-- Location: LC_X4_Y10_N5
\T1_reg|Op[7]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(7) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[7]~27_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[7]~25\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1382\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[7]~27_combout\,
	datac => \Memory_1|mem~1382\,
	datad => \Mux_T1|Op[7]~25\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(7));

-- Location: LC_X8_Y8_N0
\inc|Add0~35\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~35_combout\ = (\T1_reg|Op\(8) $ ((\inc|Add0~32\)))
-- \inc|Add0~37\ = CARRY(((!\inc|Add0~32\) # (!\T1_reg|Op\(8))))
-- \inc|Add0~37COUT1_81\ = CARRY(((!\inc|Add0~32\) # (!\T1_reg|Op\(8))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(8),
	cin => \inc|Add0~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~35_combout\,
	cout0 => \inc|Add0~37\,
	cout1 => \inc|Add0~37COUT1_81\);

-- Location: LC_X8_Y8_N1
\inc|Add0~40\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~40_combout\ = (\T1_reg|Op\(9) $ ((!(!\inc|Add0~32\ & \inc|Add0~37\) # (\inc|Add0~32\ & \inc|Add0~37COUT1_81\))))
-- \inc|Add0~42\ = CARRY(((\T1_reg|Op\(9) & !\inc|Add0~37\)))
-- \inc|Add0~42COUT1_82\ = CARRY(((\T1_reg|Op\(9) & !\inc|Add0~37COUT1_81\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(9),
	cin => \inc|Add0~32\,
	cin0 => \inc|Add0~37\,
	cin1 => \inc|Add0~37COUT1_81\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~40_combout\,
	cout0 => \inc|Add0~42\,
	cout1 => \inc|Add0~42COUT1_82\);

-- Location: LC_X5_Y7_N5
\inc|Op[9]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(9) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~40_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inc|Op\(9),
	datac => \inc|Add0~40_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(9));

-- Location: LC_X7_Y7_N6
\Mux_RF_D3|Op[9]~30\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~30_combout\ = (\select_Mux_RF_D3~combout\(2) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(9)))) # (!\select_Mux_RF_D3~combout\(0) & (\T1_reg|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(9),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \T2_reg|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~30_combout\);

-- Location: LC_X5_Y7_N6
\Mux_RF_D3|Op[9]~31\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~31_combout\ = (\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[9]~30_combout\ & ((\inc|Op\(9)))) # (!\Mux_RF_D3|Op[9]~30_combout\ & (\IR|Op\(2))))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[9]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(2),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[9]~30_combout\,
	datad => \inc|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~31_combout\);

-- Location: LC_X5_Y7_N7
\RF|r5[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~33\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[9]~32\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[9]~31_combout\))))
-- \RF|r5\(9) = DFFEAS(\Mux_RF_D3|Op[9]~33\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[9]~32\,
	datad => \Mux_RF_D3|Op[9]~31_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~33\,
	regout => \RF|r5\(9));

-- Location: LC_X5_Y8_N2
\RF|r3[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~63\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[9]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(9) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(9) = DFFEAS(\Mux_T2|Op[9]~63\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(9),
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~63\,
	regout => \RF|r3\(9));

-- Location: LC_X5_Y9_N2
\RF|r1[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[9]~38\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(9)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[9] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(9) = DFFEAS(\Mux_T1|Op[9]~38\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(9),
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[9]~38\,
	regout => \RF|r1\(9));

-- Location: LC_X5_Y8_N3
\RF|r7[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~64\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[9]~63\ & ((N1_r7[9]))) # (!\Mux_T2|Op[9]~63\ & (\RF|r5\(9))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[9]~63\))))
-- \RF|r7\(9) = DFFEAS(\Mux_T2|Op[9]~64\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(9),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_T2|Op[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~64\,
	regout => \RF|r7\(9));

-- Location: LC_X6_Y7_N9
\RF|r4[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~65\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[9]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(9)))))
-- \RF|r4\(9) = DFFEAS(\Mux_T2|Op[9]~65\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(9),
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~65\,
	regout => \RF|r4\(9));

-- Location: LC_X4_Y7_N5
\RF|r0[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[9]~36\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(9))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[9])))))
-- \RF|r0\(9) = DFFEAS(\Mux_T1|Op[9]~36\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r4\(9),
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[9]~36\,
	regout => \RF|r0\(9));

-- Location: LC_X6_Y7_N8
\RF|r2[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~66\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[9]~65\ & (\RF|r6\(9))) # (!\Mux_T2|Op[9]~65\ & ((N1_r2[9]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[9]~65\))))
-- \RF|r2\(9) = DFFEAS(\Mux_T2|Op[9]~66\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(9),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_T2|Op[9]~65\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~66\,
	regout => \RF|r2\(9));

-- Location: LC_X7_Y9_N6
\Memory_1|mem~320\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[9]~9\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(9)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(9))))
-- \Memory_1|mem~320_regout\ = DFFEAS(\Mux_Mem_D|Op[9]~9\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(9),
	datad => \T2_reg|Op\(9),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[9]~9\,
	regout => \Memory_1|mem~320_regout\);

-- Location: LC_X17_Y3_N5
\Memory_1|mem~1040\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1040_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1040_regout\);

-- Location: LC_X18_Y5_N8
\Memory_1|mem~848\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~848_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~848_regout\);

-- Location: LC_X17_Y5_N7
\Memory_1|mem~976\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1463\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L954Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~848_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~848_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1463\,
	regout => \Memory_1|mem~976_regout\);

-- Location: LC_X17_Y5_N8
\Memory_1|mem~912\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1464\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1463\ & (\Memory_1|mem~1040_regout\)) # (!\Memory_1|mem~1463\ & ((F1L890Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1463\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1040_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1463\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1464\,
	regout => \Memory_1|mem~912_regout\);

-- Location: LC_X19_Y7_N6
\Memory_1|mem~1008\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1008_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1008_regout\);

-- Location: LC_X20_Y8_N3
\Memory_1|mem~816\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~816_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~816_regout\);

-- Location: LC_X19_Y8_N0
\Memory_1|mem~944\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1456\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L922Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~816_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~816_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1456\,
	regout => \Memory_1|mem~944_regout\);

-- Location: LC_X19_Y8_N1
\Memory_1|mem~880\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1457\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1456\ & (\Memory_1|mem~1008_regout\)) # (!\Memory_1|mem~1456\ & ((F1L858Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1456\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1008_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1456\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1457\,
	regout => \Memory_1|mem~880_regout\);

-- Location: LC_X20_Y9_N7
\Memory_1|mem~1024\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1024_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1024_regout\);

-- Location: LC_X20_Y8_N4
\Memory_1|mem~832\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~832_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~832_regout\);

-- Location: LC_X15_Y8_N4
\Memory_1|mem~896\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1458\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L874Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~832_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~832_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1458\,
	regout => \Memory_1|mem~896_regout\);

-- Location: LC_X15_Y8_N5
\Memory_1|mem~960\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1459\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1458\ & (\Memory_1|mem~1024_regout\)) # (!\Memory_1|mem~1458\ & ((F1L938Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1458\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1024_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1458\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1459\,
	regout => \Memory_1|mem~960_regout\);

-- Location: LC_X17_Y9_N7
\Memory_1|mem~992\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~992_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~992_regout\);

-- Location: LC_X18_Y6_N6
\Memory_1|mem~800\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~800_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~800_regout\);

-- Location: LC_X17_Y8_N7
\Memory_1|mem~864\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1460\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L842Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~800_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~800_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1460\,
	regout => \Memory_1|mem~864_regout\);

-- Location: LC_X17_Y8_N8
\Memory_1|mem~928\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1461\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1460\ & (\Memory_1|mem~992_regout\)) # (!\Memory_1|mem~1460\ & ((F1L906Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1460\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~992_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1460\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1461\,
	regout => \Memory_1|mem~928_regout\);

-- Location: LC_X16_Y7_N1
\Memory_1|mem~1462\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1462_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1459\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1461\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1459\,
	datad => \Memory_1|mem~1461\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1462_combout\);

-- Location: LC_X16_Y7_N2
\Memory_1|mem~1465\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1465_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1462_combout\ & (\Memory_1|mem~1464\)) # (!\Memory_1|mem~1462_combout\ & ((\Memory_1|mem~1457\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1464\,
	datac => \Memory_1|mem~1457\,
	datad => \Memory_1|mem~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1465_combout\);

-- Location: LC_X13_Y13_N9
\Memory_1|mem~656\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~656_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~656_regout\);

-- Location: LC_X13_Y13_N1
\Memory_1|mem~608\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~608_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~608_regout\);

-- Location: LC_X12_Y13_N1
\Memory_1|mem~624\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1435\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L602Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~608_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~608_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1435\,
	regout => \Memory_1|mem~624_regout\);

-- Location: LC_X12_Y13_N5
\Memory_1|mem~640\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1436\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1435\ & (\Memory_1|mem~656_regout\)) # (!\Memory_1|mem~1435\ & ((F1L618Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1435\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~656_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1435\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1436\,
	regout => \Memory_1|mem~640_regout\);

-- Location: LC_X17_Y13_N2
\Memory_1|mem~784\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~784_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~784_regout\);

-- Location: LC_X18_Y7_N6
\Memory_1|mem~736\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~736_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~736_regout\);

-- Location: LC_X17_Y11_N3
\Memory_1|mem~752\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1442\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L730Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~736_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~736_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1442\,
	regout => \Memory_1|mem~752_regout\);

-- Location: LC_X17_Y11_N0
\Memory_1|mem~768\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1443\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1442\ & (\Memory_1|mem~784_regout\)) # (!\Memory_1|mem~1442\ & ((F1L746Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1442\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~784_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1442\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1443\,
	regout => \Memory_1|mem~768_regout\);

-- Location: LC_X16_Y13_N8
\Memory_1|mem~592\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~592_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~592_regout\);

-- Location: LC_X15_Y13_N7
\Memory_1|mem~544\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~544_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~544_regout\);

-- Location: LC_X10_Y13_N8
\Memory_1|mem~576\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1439\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L554Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~544_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~544_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1439\,
	regout => \Memory_1|mem~576_regout\);

-- Location: LC_X10_Y13_N9
\Memory_1|mem~560\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1440\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1439\ & (\Memory_1|mem~592_regout\)) # (!\Memory_1|mem~1439\ & ((F1L538Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1439\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~592_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1439\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1440\,
	regout => \Memory_1|mem~560_regout\);

-- Location: LC_X16_Y13_N6
\Memory_1|mem~720\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~720_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~720_regout\);

-- Location: LC_X15_Y12_N6
\Memory_1|mem~672\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~672_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~672_regout\);

-- Location: LC_X13_Y11_N8
\Memory_1|mem~704\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1437\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L682Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~672_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~672_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1437\,
	regout => \Memory_1|mem~704_regout\);

-- Location: LC_X13_Y11_N9
\Memory_1|mem~688\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1438\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1437\ & (\Memory_1|mem~720_regout\)) # (!\Memory_1|mem~1437\ & ((F1L666Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1437\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~720_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1437\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1438\,
	regout => \Memory_1|mem~688_regout\);

-- Location: LC_X8_Y7_N2
\Memory_1|mem~1441\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1441_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1438\))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1440\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1440\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Memory_1|mem~1438\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1441_combout\);

-- Location: LC_X8_Y7_N0
\Memory_1|mem~1444\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1444_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1441_combout\ & ((\Memory_1|mem~1443\))) # (!\Memory_1|mem~1441_combout\ & (\Memory_1|mem~1436\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1436\,
	datac => \Memory_1|mem~1443\,
	datad => \Memory_1|mem~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1444_combout\);

-- Location: LC_X6_Y4_N7
\Memory_1|mem~224\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~224_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~224_regout\);

-- Location: LC_X9_Y4_N6
\Memory_1|mem~256\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1452\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L234Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~224_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~224_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1452\,
	regout => \Memory_1|mem~256_regout\);

-- Location: LC_X5_Y4_N1
\Memory_1|mem~272\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~272_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~272_regout\);

-- Location: LC_X9_Y4_N8
\Memory_1|mem~240\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1453\ = (\Memory_1|mem~1452\ & ((\Memory_1|mem~272_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1452\ & (((F1L218Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1452\,
	datab => \Memory_1|mem~272_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1453\,
	regout => \Memory_1|mem~240_regout\);

-- Location: LC_X17_Y3_N4
\Memory_1|mem~160\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~160_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~160_regout\);

-- Location: LC_X13_Y7_N8
\Memory_1|mem~176\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1445\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L154Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~160_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~160_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1445\,
	regout => \Memory_1|mem~176_regout\);

-- Location: LC_X18_Y3_N5
\Memory_1|mem~208\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~208_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~208_regout\);

-- Location: LC_X13_Y7_N0
\Memory_1|mem~192\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1446\ = (\Memory_1|mem~1445\ & ((\Memory_1|mem~208_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1445\ & (((F1L170Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1445\,
	datab => \Memory_1|mem~208_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1446\,
	regout => \Memory_1|mem~192_regout\);

-- Location: LC_X5_Y13_N8
\Memory_1|mem~144\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~144_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~144_regout\);

-- Location: LC_X6_Y12_N2
\Memory_1|mem~96\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~96_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~96_regout\);

-- Location: LC_X7_Y12_N6
\Memory_1|mem~128\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1447\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L106Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~96_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~96_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1447\,
	regout => \Memory_1|mem~128_regout\);

-- Location: LC_X7_Y12_N7
\Memory_1|mem~112\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1448\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1447\ & (\Memory_1|mem~144_regout\)) # (!\Memory_1|mem~1447\ & ((F1L90Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1447\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~144_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1447\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1448\,
	regout => \Memory_1|mem~112_regout\);

-- Location: LC_X6_Y13_N8
\Memory_1|mem~80\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~80_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~80_regout\);

-- Location: LC_X15_Y10_N2
\Memory_1|mem~32\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~32_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~32_regout\);

-- Location: LC_X8_Y13_N5
\Memory_1|mem~48\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1449\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L26Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~32_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~32_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1449\,
	regout => \Memory_1|mem~48_regout\);

-- Location: LC_X8_Y13_N1
\Memory_1|mem~64\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1450\ = (\Memory_1|mem~1449\ & ((\Memory_1|mem~80_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1449\ & (((F1L42Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~80_regout\,
	datab => \Memory_1|mem~1449\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1450\,
	regout => \Memory_1|mem~64_regout\);

-- Location: LC_X8_Y7_N3
\Memory_1|mem~1451\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1451_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((\Memory_1|mem~1448\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1450\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1448\,
	datad => \Memory_1|mem~1450\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1451_combout\);

-- Location: LC_X8_Y7_N9
\Memory_1|mem~1454\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1454_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1451_combout\ & (\Memory_1|mem~1453\)) # (!\Memory_1|mem~1451_combout\ & ((\Memory_1|mem~1446\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1453\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1446\,
	datad => \Memory_1|mem~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1454_combout\);

-- Location: LC_X8_Y7_N1
\Memory_1|mem~1455\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1455_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1444_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- ((\Memory_1|mem~1454_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1444_combout\,
	datad => \Memory_1|mem~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1455_combout\);

-- Location: LC_X8_Y7_N4
\IR|Op[9]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1466\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1455_combout\ & ((\Memory_1|mem~1465_combout\))) # (!\Memory_1|mem~1455_combout\ & (\Memory_1|mem~1434_combout\)))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (((\Memory_1|mem~1455_combout\))))
-- \IR|Op\(9) = DFFEAS(\Memory_1|mem~1466\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1434_combout\,
	datac => \Memory_1|mem~1465_combout\,
	datad => \Memory_1|mem~1455_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1466\,
	regout => \IR|Op\(9));

-- Location: LC_X8_Y7_N5
\Mux_T2|Op[9]~67\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~67_combout\ = (\T2_reg|Op[1]~1_combout\ & (((\T2_reg|Op[1]~2_combout\)))) # (!\T2_reg|Op[1]~1_combout\ & ((\T2_reg|Op[1]~2_combout\ & ((\Memory_1|mem~1466\))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[9]~66\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[9]~66\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \T2_reg|Op[1]~2_combout\,
	datad => \Memory_1|mem~1466\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~67_combout\);

-- Location: LC_X8_Y7_N6
\Mux_T2|Op[9]~68\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[9]~68_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[9]~67_combout\ & (\ALU_1|Op\(9))) # (!\Mux_T2|Op[9]~67_combout\ & ((\Mux_T2|Op[9]~64\))))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[9]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op\(9),
	datab => \Mux_T2|Op[9]~64\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Mux_T2|Op[9]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[9]~68_combout\);

-- Location: LC_X8_Y7_N7
\T2_reg|Op[9]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(9) = DFFEAS(((\Mux_T2|Op[9]~68_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[9]~68_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(9));

-- Location: LC_X7_Y7_N4
\Mux_ALU_A|Op[9]~9\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[9]~9_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(9))))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(9),
	datab => \select_Mux_ALU_A~combout\,
	datad => \T2_reg|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[9]~9_combout\);

-- Location: LC_X6_Y7_N5
\Mux_ALU_B|Op[8]~15\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[8]~15_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\IR|Op\(8))))) # (!\select_Mux_ALU_B~combout\(0) & (((\IR|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datac => \IR|Op\(5),
	datad => \IR|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[8]~15_combout\);

-- Location: LC_X5_Y7_N4
\Mux_ALU_B|Op[8]~16\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[8]~16_combout\ = (\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(7))) # (!\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \T2_reg|Op\(7),
	datad => \T2_reg|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[8]~16_combout\);

-- Location: LC_X6_Y7_N2
\Mux_ALU_B|Op[8]~17\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[8]~17_combout\ = (\select_Mux_ALU_B~combout\(1) & (((\Mux_ALU_B|Op[8]~15_combout\)))) # (!\select_Mux_ALU_B~combout\(1) & (((\Mux_ALU_B|Op[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[8]~15_combout\,
	datad => \Mux_ALU_B|Op[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[8]~17_combout\);

-- Location: LC_X6_Y7_N4
\Mux_ALU_A|Op[8]~8\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[8]~8_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(8))))) # (!\select_Mux_ALU_A~combout\ & (((\T1_reg|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datac => \T1_reg|Op\(8),
	datad => \T2_reg|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[8]~8_combout\);

-- Location: LC_X8_Y10_N7
\ALU_1|c~22\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~22_combout\ = ((\Mux_ALU_B|Op[7]~1_combout\ & ((\Mux_ALU_A|Op[7]~0_combout\) # (\ALU_1|c~21_combout\))) # (!\Mux_ALU_B|Op[7]~1_combout\ & (\Mux_ALU_A|Op[7]~0_combout\ & \ALU_1|c~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[7]~1_combout\,
	datac => \Mux_ALU_A|Op[7]~0_combout\,
	datad => \ALU_1|c~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~22_combout\);

-- Location: LC_X7_Y10_N2
\ALU_1|c~23\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~23_combout\ = ((\Mux_ALU_A|Op[8]~8_combout\ & ((\Mux_ALU_B|Op[8]~17_combout\) # (\ALU_1|c~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~17_combout\,
	datac => \Mux_ALU_A|Op[8]~8_combout\,
	datad => \ALU_1|c~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~23_combout\);

-- Location: LC_X7_Y10_N5
\ALU_1|c~32\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~32_combout\ = (\Mux_ALU_B|Op[8]~17_combout\ & ((\Mux_ALU_A|Op[7]~0_combout\ & ((\ALU_1|c~21_combout\) # (\Mux_ALU_B|Op[7]~1_combout\))) # (!\Mux_ALU_A|Op[7]~0_combout\ & (\ALU_1|c~21_combout\ & \Mux_ALU_B|Op[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~17_combout\,
	datab => \Mux_ALU_A|Op[7]~0_combout\,
	datac => \ALU_1|c~21_combout\,
	datad => \Mux_ALU_B|Op[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~32_combout\);

-- Location: LC_X6_Y7_N3
\Mux_ALU_B|Op[9]~18\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[9]~18_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(8))) # (!\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(8),
	datac => \select_Mux_ALU_B~combout\(0),
	datad => \T2_reg|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[9]~18_combout\);

-- Location: LC_X6_Y7_N7
\Mux_ALU_B|Op[9]~19\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[9]~19_combout\ = (\select_Mux_ALU_B~combout\(1) & (((\Mux_ALU_B|Op[8]~15_combout\)))) # (!\select_Mux_ALU_B~combout\(1) & (((\Mux_ALU_B|Op[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[8]~15_combout\,
	datad => \Mux_ALU_B|Op[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[9]~19_combout\);

-- Location: LC_X7_Y10_N1
\ALU_1|sum~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~8_combout\ = \Mux_ALU_A|Op[9]~9_combout\ $ (\Mux_ALU_B|Op[9]~19_combout\ $ (((\ALU_1|c~23_combout\) # (\ALU_1|c~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a956",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[9]~9_combout\,
	datab => \ALU_1|c~23_combout\,
	datac => \ALU_1|c~32_combout\,
	datad => \Mux_ALU_B|Op[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~8_combout\);

-- Location: LC_X4_Y7_N6
\ALU_1|Op[9]~13\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[9]~13_combout\ = (\ALU_1|Equal2~0_combout\ & (((\ALU_1|sum~8_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[9]~19_combout\)) # (!\Mux_ALU_A|Op[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1f5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \Mux_ALU_A|Op[9]~9_combout\,
	datac => \ALU_1|sum~8_combout\,
	datad => \Mux_ALU_B|Op[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[9]~13_combout\);

-- Location: LC_X4_Y7_N7
\ALU_1|Op[9]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(9) = (GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[9]~13_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & (((\ALU_1|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[9]~13_combout\,
	datab => \ALU_1|Op\(9),
	datac => \ALU_1|zero~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(9));

-- Location: LC_X4_Y7_N8
\T3_reg|Op[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~32\ = (\select_Mux_RF_D3~combout\(0) & (((\ALU_1|Op\(9))))) # (!\select_Mux_RF_D3~combout\(0) & (((E4_Op[9]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(9),
	datad => \ALU_1|Op\(9),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~32\,
	regout => \T3_reg|Op\(9));

-- Location: LC_X5_Y7_N9
\RF|r6[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[9]~37\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[9]~36\ & ((N1_r6[9]))) # (!\Mux_T1|Op[9]~36\ & (\RF|r2\(9))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[9]~36\))))
-- \RF|r6\(9) = DFFEAS(\Mux_T1|Op[9]~37\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[9]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r2\(9),
	datac => \Mux_RF_D3|Op[9]~33\,
	datad => \Mux_T1|Op[9]~36\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[9]~37\,
	regout => \RF|r6\(9));

-- Location: LC_X5_Y8_N5
\Mux_T1|Op[9]~39\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[9]~39_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[9]~38\ & (\RF|r7\(9))) # (!\Mux_T1|Op[9]~38\ & ((\RF|r5\(9)))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[9]~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r7\(9),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \RF|r5\(9),
	datad => \Mux_T1|Op[9]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[9]~39_combout\);

-- Location: LC_X7_Y7_N3
\T1_reg|Op[9]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(9) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[9]~39_combout\)))) # (!\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[9]~37\)), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1466\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[9]~37\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1466\,
	datad => \Mux_T1|Op[9]~39_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(9));

-- Location: LC_X8_Y8_N2
\inc|Add0~45\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~45_combout\ = \T1_reg|Op\(10) $ (((((!\inc|Add0~32\ & \inc|Add0~42\) # (\inc|Add0~32\ & \inc|Add0~42COUT1_82\)))))
-- \inc|Add0~47\ = CARRY(((!\inc|Add0~42\)) # (!\T1_reg|Op\(10)))
-- \inc|Add0~47COUT1_83\ = CARRY(((!\inc|Add0~42COUT1_82\)) # (!\T1_reg|Op\(10)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(10),
	cin => \inc|Add0~32\,
	cin0 => \inc|Add0~42\,
	cin1 => \inc|Add0~42COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~45_combout\,
	cout0 => \inc|Add0~47\,
	cout1 => \inc|Add0~47COUT1_83\);

-- Location: LC_X4_Y6_N0
\inc|Op[10]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(10) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~45_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(10),
	datac => \inc|Add0~45_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(10));

-- Location: LC_X7_Y9_N8
\Mux_RF_D3|Op[10]~34\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~34_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(10)) # ((\select_Mux_RF_D3~combout\(2))))) # (!\select_Mux_RF_D3~combout\(0) & (((!\select_Mux_RF_D3~combout\(2) & \T1_reg|Op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \T2_reg|Op\(10),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \T1_reg|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~34_combout\);

-- Location: LC_X4_Y6_N1
\Mux_RF_D3|Op[10]~35\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~35_combout\ = (\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[10]~34_combout\ & ((\inc|Op\(10)))) # (!\Mux_RF_D3|Op[10]~34_combout\ & (\IR|Op\(3))))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[10]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(3),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[10]~34_combout\,
	datad => \inc|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~35_combout\);

-- Location: LC_X4_Y6_N5
\RF|r5[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~37\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[10]~36\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[10]~35_combout\))))
-- \RF|r5\(10) = DFFEAS(\Mux_RF_D3|Op[10]~37\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[10]~36\,
	datad => \Mux_RF_D3|Op[10]~35_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~37\,
	regout => \RF|r5\(10));

-- Location: LC_X5_Y8_N6
\RF|r3[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~70\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((N1_r3[10]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(10)))))
-- \RF|r3\(10) = DFFEAS(\Mux_T2|Op[10]~70\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(10),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~70\,
	regout => \RF|r3\(10));

-- Location: LC_X5_Y9_N5
\RF|r1[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[10]~42\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(10))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[10])))))
-- \RF|r1\(10) = DFFEAS(\Mux_T1|Op[10]~42\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(10),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[10]~42\,
	regout => \RF|r1\(10));

-- Location: LC_X5_Y8_N7
\RF|r7[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~71\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[10]~70\ & ((N1_r7[10]))) # (!\Mux_T2|Op[10]~70\ & (\RF|r5\(10))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[10]~70\))))
-- \RF|r7\(10) = DFFEAS(\Mux_T2|Op[10]~71\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(10),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_T2|Op[10]~70\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~71\,
	regout => \RF|r7\(10));

-- Location: LC_X5_Y6_N8
\RF|r0[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[10]~40\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(10))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[10])))))
-- \RF|r0\(10) = DFFEAS(\Mux_T1|Op[10]~40\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r4\(10),
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[10]~40\,
	regout => \RF|r0\(10));

-- Location: LC_X4_Y6_N2
\RF|r6[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[10]~41\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[10]~40\ & ((N1_r6[10]))) # (!\Mux_T1|Op[10]~40\ & (\RF|r2\(10))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[10]~40\))))
-- \RF|r6\(10) = DFFEAS(\Mux_T1|Op[10]~41\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(10),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_T1|Op[10]~40\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[10]~41\,
	regout => \RF|r6\(10));

-- Location: LC_X6_Y6_N3
\RF|r2[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~73\ = (\Mux_T2|Op[10]~72\ & ((\RF|r6\(10)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_T2|Op[10]~72\ & (((N1_r2[10] & \Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r2\(10) = DFFEAS(\Mux_T2|Op[10]~73\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T2|Op[10]~72\,
	datab => \RF|r6\(10),
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~73\,
	regout => \RF|r2\(10));

-- Location: LC_X6_Y6_N4
\Mux_T2|Op[10]~74\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~74_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\T2_reg|Op[1]~2_combout\) # ((\Mux_T2|Op[10]~71\)))) # (!\T2_reg|Op[1]~1_combout\ & (!\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[10]~73\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[10]~71\,
	datad => \Mux_T2|Op[10]~73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~74_combout\);

-- Location: LC_X19_Y7_N3
\Memory_1|mem~1009\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1009_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1009_regout\);

-- Location: LC_X20_Y6_N7
\Memory_1|mem~817\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~817_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~817_regout\);

-- Location: LC_X19_Y8_N8
\Memory_1|mem~945\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1498\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L923Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~817_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~817_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1498\,
	regout => \Memory_1|mem~945_regout\);

-- Location: LC_X19_Y8_N9
\Memory_1|mem~881\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1499\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1498\ & (\Memory_1|mem~1009_regout\)) # (!\Memory_1|mem~1498\ & ((F1L859Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1498\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1009_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1498\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1499\,
	regout => \Memory_1|mem~881_regout\);

-- Location: LC_X16_Y5_N6
\Memory_1|mem~1041\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1041_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1041_regout\);

-- Location: LC_X18_Y5_N0
\Memory_1|mem~849\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~849_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~849_regout\);

-- Location: LC_X15_Y5_N2
\Memory_1|mem~977\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1505\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L955Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~849_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~849_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1505\,
	regout => \Memory_1|mem~977_regout\);

-- Location: LC_X15_Y5_N5
\Memory_1|mem~913\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1506\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1505\ & (\Memory_1|mem~1041_regout\)) # (!\Memory_1|mem~1505\ & ((F1L891Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1505\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1041_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1505\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1506\,
	regout => \Memory_1|mem~913_regout\);

-- Location: LC_X17_Y9_N6
\Memory_1|mem~993\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~993_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~993_regout\);

-- Location: LC_X19_Y5_N8
\Memory_1|mem~801\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~801_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~801_regout\);

-- Location: LC_X18_Y8_N1
\Memory_1|mem~865\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1502\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L843Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~801_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~801_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1502\,
	regout => \Memory_1|mem~865_regout\);

-- Location: LC_X18_Y8_N2
\Memory_1|mem~929\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1503\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1502\ & (\Memory_1|mem~993_regout\)) # (!\Memory_1|mem~1502\ & ((F1L907Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1502\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~993_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1502\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1503\,
	regout => \Memory_1|mem~929_regout\);

-- Location: LC_X18_Y12_N2
\Memory_1|mem~1025\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1025_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1025_regout\);

-- Location: LC_X20_Y8_N5
\Memory_1|mem~833\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~833_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~833_regout\);

-- Location: LC_X16_Y8_N0
\Memory_1|mem~897\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1500\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L875Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~833_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~833_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1500\,
	regout => \Memory_1|mem~897_regout\);

-- Location: LC_X16_Y8_N1
\Memory_1|mem~961\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1501\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1500\ & (\Memory_1|mem~1025_regout\)) # (!\Memory_1|mem~1500\ & ((F1L939Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1500\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1025_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1500\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1501\,
	regout => \Memory_1|mem~961_regout\);

-- Location: LC_X13_Y9_N2
\Memory_1|mem~1504\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1504_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1501\))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1503\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1503\,
	datad => \Memory_1|mem~1501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1504_combout\);

-- Location: LC_X13_Y9_N3
\Memory_1|mem~1507\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1507_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1504_combout\ & ((\Memory_1|mem~1506\))) # (!\Memory_1|mem~1504_combout\ & (\Memory_1|mem~1499\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1499\,
	datac => \Memory_1|mem~1506\,
	datad => \Memory_1|mem~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1507_combout\);

-- Location: LC_X5_Y4_N4
\Memory_1|mem~273\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~273_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~273_regout\);

-- Location: LC_X6_Y4_N8
\Memory_1|mem~225\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~225_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~225_regout\);

-- Location: LC_X9_Y4_N2
\Memory_1|mem~257\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1494\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L235Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~225_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~225_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1494\,
	regout => \Memory_1|mem~257_regout\);

-- Location: LC_X9_Y4_N3
\Memory_1|mem~241\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1495\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1494\ & (\Memory_1|mem~273_regout\)) # (!\Memory_1|mem~1494\ & ((F1L219Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1494\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~273_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1494\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1495\,
	regout => \Memory_1|mem~241_regout\);

-- Location: LC_X19_Y5_N6
\Memory_1|mem~209\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~209_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~209_regout\);

-- Location: LC_X15_Y3_N5
\Memory_1|mem~161\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~161_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~161_regout\);

-- Location: LC_X14_Y7_N5
\Memory_1|mem~177\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1487\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L155Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~161_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~161_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1487\,
	regout => \Memory_1|mem~177_regout\);

-- Location: LC_X14_Y7_N6
\Memory_1|mem~193\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1488\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1487\ & (\Memory_1|mem~209_regout\)) # (!\Memory_1|mem~1487\ & ((F1L171Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1487\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~209_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1487\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1488\,
	regout => \Memory_1|mem~193_regout\);

-- Location: LC_X15_Y10_N0
\Memory_1|mem~33\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~33_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~33_regout\);

-- Location: LC_X14_Y8_N4
\Memory_1|mem~49\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1491\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L27Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~33_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~33_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1491\,
	regout => \Memory_1|mem~49_regout\);

-- Location: LC_X6_Y13_N4
\Memory_1|mem~81\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~81_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~81_regout\);

-- Location: LC_X14_Y8_N5
\Memory_1|mem~65\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1492\ = (\Memory_1|mem~1491\ & ((\Memory_1|mem~81_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1491\ & (((F1L43Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1491\,
	datab => \Memory_1|mem~81_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1492\,
	regout => \Memory_1|mem~65_regout\);

-- Location: LC_X5_Y13_N2
\Memory_1|mem~145\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~145_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~145_regout\);

-- Location: LC_X11_Y12_N3
\Memory_1|mem~97\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~97_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~97_regout\);

-- Location: LC_X10_Y12_N6
\Memory_1|mem~129\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1489\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L107Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~97_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~97_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1489\,
	regout => \Memory_1|mem~129_regout\);

-- Location: LC_X10_Y12_N7
\Memory_1|mem~113\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1490\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1489\ & (\Memory_1|mem~145_regout\)) # (!\Memory_1|mem~1489\ & ((F1L91Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1489\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~145_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1489\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1490\,
	regout => \Memory_1|mem~113_regout\);

-- Location: LC_X14_Y8_N9
\Memory_1|mem~1493\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1493_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (\Mux_Mem_A|Op[2]~2_combout\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1490\))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1492\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1492\,
	datad => \Memory_1|mem~1490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1493_combout\);

-- Location: LC_X14_Y8_N0
\Memory_1|mem~1496\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1496_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1493_combout\ & (\Memory_1|mem~1495\)) # (!\Memory_1|mem~1493_combout\ & ((\Memory_1|mem~1488\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1495\,
	datac => \Memory_1|mem~1488\,
	datad => \Memory_1|mem~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1496_combout\);

-- Location: LC_X12_Y4_N8
\Memory_1|mem~513\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~513_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~513_regout\);

-- Location: LC_X13_Y4_N0
\Memory_1|mem~321\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~321_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~321_regout\);

-- Location: LC_X13_Y6_N9
\Memory_1|mem~449\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1477\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L427Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~321_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~321_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1477\,
	regout => \Memory_1|mem~449_regout\);

-- Location: LC_X13_Y6_N6
\Memory_1|mem~385\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1478\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1477\ & (\Memory_1|mem~513_regout\)) # (!\Memory_1|mem~1477\ & ((F1L363Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1477\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~513_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1477\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1478\,
	regout => \Memory_1|mem~385_regout\);

-- Location: LC_X20_Y6_N1
\Memory_1|mem~529\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~529_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~529_regout\);

-- Location: LC_X15_Y3_N0
\Memory_1|mem~337\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~337_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~337_regout\);

-- Location: LC_X15_Y6_N4
\Memory_1|mem~401\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1484\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L379Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~337_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~337_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1484\,
	regout => \Memory_1|mem~401_regout\);

-- Location: LC_X15_Y6_N5
\Memory_1|mem~465\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1485\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1484\ & (\Memory_1|mem~529_regout\)) # (!\Memory_1|mem~1484\ & ((F1L443Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1484\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~529_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1484\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1485\,
	regout => \Memory_1|mem~465_regout\);

-- Location: LC_X16_Y5_N4
\Memory_1|mem~497\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~497_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~497_regout\);

-- Location: LC_X14_Y9_N6
\Memory_1|mem~305\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~305_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~305_regout\);

-- Location: LC_X13_Y8_N3
\Memory_1|mem~369\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1479\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L347Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~305_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~305_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1479\,
	regout => \Memory_1|mem~369_regout\);

-- Location: LC_X13_Y8_N0
\Memory_1|mem~433\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1480\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1479\ & (\Memory_1|mem~497_regout\)) # (!\Memory_1|mem~1479\ & ((F1L411Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1479\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~497_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1479\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1480\,
	regout => \Memory_1|mem~433_regout\);

-- Location: LC_X8_Y6_N5
\Memory_1|mem~481\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~481_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~481_regout\);

-- Location: LC_X8_Y6_N3
\Memory_1|mem~289\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~289_regout\ = DFFEAS((((\Mux_Mem_D|Op[10]~10\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~289_regout\);

-- Location: LC_X11_Y6_N8
\Memory_1|mem~417\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1481\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L395Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~289_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~289_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1481\,
	regout => \Memory_1|mem~417_regout\);

-- Location: LC_X11_Y6_N9
\Memory_1|mem~353\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1482\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1481\ & (\Memory_1|mem~481_regout\)) # (!\Memory_1|mem~1481\ & ((F1L331Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1481\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~481_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1481\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1482\,
	regout => \Memory_1|mem~353_regout\);

-- Location: LC_X14_Y8_N1
\Memory_1|mem~1483\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1483_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1480\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1482\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1480\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1483_combout\);

-- Location: LC_X14_Y8_N2
\Memory_1|mem~1486\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1486_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1483_combout\ & ((\Memory_1|mem~1485\))) # (!\Memory_1|mem~1483_combout\ & (\Memory_1|mem~1478\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1478\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1485\,
	datad => \Memory_1|mem~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1486_combout\);

-- Location: LC_X14_Y8_N3
\Memory_1|mem~1497\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1497_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1486_combout\))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (\Memory_1|mem~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1496_combout\,
	datad => \Memory_1|mem~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1497_combout\);

-- Location: LC_X9_Y9_N8
\IR|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1508\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1497_combout\ & ((\Memory_1|mem~1507_combout\))) # (!\Memory_1|mem~1497_combout\ & (\Memory_1|mem~1476_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1497_combout\))))
-- \IR|Op\(10) = DFFEAS(\Memory_1|mem~1508\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1476_combout\,
	datac => \Memory_1|mem~1507_combout\,
	datad => \Memory_1|mem~1497_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1508\,
	regout => \IR|Op\(10));

-- Location: LC_X9_Y9_N9
\Mux_T2|Op[10]~75\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~75_combout\ = (\Mux_T2|Op[10]~74_combout\ & (((\ALU_1|Op\(10))) # (!\T2_reg|Op[1]~2_combout\))) # (!\Mux_T2|Op[10]~74_combout\ & (\T2_reg|Op[1]~2_combout\ & ((\Memory_1|mem~1508\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[10]~74_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \ALU_1|Op\(10),
	datad => \Memory_1|mem~1508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~75_combout\);

-- Location: LC_X9_Y9_N5
\T2_reg|Op[10]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(10) = DFFEAS(((\Mux_T2|Op[10]~75_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[10]~75_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(10));

-- Location: LC_X7_Y9_N4
\Mux_ALU_A|Op[10]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[10]~10_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(10))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(10),
	datac => \select_Mux_ALU_A~combout\,
	datad => \T1_reg|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[10]~10_combout\);

-- Location: LC_X7_Y10_N3
\ALU_1|c~24\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~24_combout\ = (\Mux_ALU_A|Op[9]~9_combout\ & ((\Mux_ALU_B|Op[9]~19_combout\) # ((\ALU_1|c~32_combout\) # (\ALU_1|c~23_combout\)))) # (!\Mux_ALU_A|Op[9]~9_combout\ & (\Mux_ALU_B|Op[9]~19_combout\ & ((\ALU_1|c~32_combout\) # 
-- (\ALU_1|c~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[9]~9_combout\,
	datab => \Mux_ALU_B|Op[9]~19_combout\,
	datac => \ALU_1|c~32_combout\,
	datad => \ALU_1|c~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~24_combout\);

-- Location: LC_X8_Y7_N8
\Mux_ALU_B|Op[10]~20\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[10]~20_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(9))) # (!\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \T2_reg|Op\(9),
	datad => \T2_reg|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[10]~20_combout\);

-- Location: LC_X7_Y10_N6
\Mux_ALU_B|Op[10]~21\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[10]~21_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~15_combout\,
	datac => \Mux_ALU_B|Op[10]~20_combout\,
	datad => \select_Mux_ALU_B~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[10]~21_combout\);

-- Location: LC_X6_Y9_N5
\ALU_1|Op[10]~14\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[10]~14_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_A|Op[10]~10_combout\ $ (\ALU_1|c~24_combout\ $ (\Mux_ALU_B|Op[10]~21_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[10]~21_combout\)) # (!\Mux_ALU_A|Op[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "937d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \Mux_ALU_A|Op[10]~10_combout\,
	datac => \ALU_1|c~24_combout\,
	datad => \Mux_ALU_B|Op[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[10]~14_combout\);

-- Location: LC_X5_Y5_N6
\ALU_1|Op[10]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(10) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[10]~14_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[10]~14_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(10));

-- Location: LC_X5_Y5_N7
\T3_reg|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~36\ = ((\select_Mux_RF_D3~combout\(0) & ((\ALU_1|Op\(10)))) # (!\select_Mux_RF_D3~combout\(0) & (E4_Op[10])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(10),
	datad => \ALU_1|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~36\,
	regout => \T3_reg|Op\(10));

-- Location: LC_X5_Y6_N0
\RF|r4[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[10]~72\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[10]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(10)))))
-- \RF|r4\(10) = DFFEAS(\Mux_T2|Op[10]~72\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[10]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(10),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[10]~37\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[10]~72\,
	regout => \RF|r4\(10));

-- Location: LC_X5_Y6_N9
\Mux_T1|Op[10]~43\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[10]~43_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[10]~42\ & ((\RF|r7\(10)))) # (!\Mux_T1|Op[10]~42\ & (\RF|r5\(10))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[10]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(10),
	datab => \RF|r7\(10),
	datac => \Mux_RF_A1|Op[2]~3_combout\,
	datad => \Mux_T1|Op[10]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[10]~43_combout\);

-- Location: LC_X8_Y8_N8
\T1_reg|Op[10]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(10) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[10]~43_combout\)))) # (!\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[10]~41\)), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1508\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[10]~41\,
	datac => \Memory_1|mem~1508\,
	datad => \Mux_T1|Op[10]~43_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(10));

-- Location: LC_X4_Y13_N5
\Memory_1|mem~609\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[10]~10\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(10))))) # (!\select_Mux_Mem_D~combout\ & (((\T1_reg|Op\(10)))))
-- \Memory_1|mem~609_regout\ = DFFEAS(\Mux_Mem_D|Op[10]~10\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(10),
	datad => \T2_reg|Op\(10),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[10]~10\,
	regout => \Memory_1|mem~609_regout\);

-- Location: LC_X18_Y12_N4
\Memory_1|mem~657\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~657_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~657_regout\);

-- Location: LC_X12_Y13_N0
\Memory_1|mem~625\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1467\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L603Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~609_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~609_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1467\,
	regout => \Memory_1|mem~625_regout\);

-- Location: LC_X12_Y13_N4
\Memory_1|mem~641\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1468\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1467\ & (\Memory_1|mem~657_regout\)) # (!\Memory_1|mem~1467\ & ((F1L619Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1467\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~657_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1467\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1468\,
	regout => \Memory_1|mem~641_regout\);

-- Location: LC_X16_Y13_N1
\Memory_1|mem~721\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~721_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~721_regout\);

-- Location: LC_X5_Y13_N1
\Memory_1|mem~673\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~673_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~673_regout\);

-- Location: LC_X9_Y13_N1
\Memory_1|mem~705\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1469\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L683Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~673_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~673_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1469\,
	regout => \Memory_1|mem~705_regout\);

-- Location: LC_X9_Y13_N7
\Memory_1|mem~689\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1470\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1469\ & (\Memory_1|mem~721_regout\)) # (!\Memory_1|mem~1469\ & ((F1L667Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1469\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~721_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1469\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1470\,
	regout => \Memory_1|mem~689_regout\);

-- Location: LC_X16_Y13_N4
\Memory_1|mem~593\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~593_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~593_regout\);

-- Location: LC_X15_Y13_N1
\Memory_1|mem~545\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~545_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~545_regout\);

-- Location: LC_X10_Y13_N3
\Memory_1|mem~577\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1471\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L555Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~545_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~545_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1471\,
	regout => \Memory_1|mem~577_regout\);

-- Location: LC_X10_Y13_N0
\Memory_1|mem~561\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1472\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1471\ & (\Memory_1|mem~593_regout\)) # (!\Memory_1|mem~1471\ & ((F1L539Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1471\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~593_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1471\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1472\,
	regout => \Memory_1|mem~561_regout\);

-- Location: LC_X9_Y13_N0
\Memory_1|mem~1473\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1473_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1470\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1472\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1470\,
	datac => \Memory_1|mem~1472\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1473_combout\);

-- Location: LC_X17_Y13_N5
\Memory_1|mem~785\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~785_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~785_regout\);

-- Location: LC_X19_Y11_N7
\Memory_1|mem~737\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~737_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[10]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~737_regout\);

-- Location: LC_X18_Y11_N8
\Memory_1|mem~753\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1474\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L731Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~737_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~737_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1474\,
	regout => \Memory_1|mem~753_regout\);

-- Location: LC_X18_Y11_N9
\Memory_1|mem~769\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1475\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1474\ & (\Memory_1|mem~785_regout\)) # (!\Memory_1|mem~1474\ & ((F1L747Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1474\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~785_regout\,
	datac => \Mux_Mem_D|Op[10]~10\,
	datad => \Memory_1|mem~1474\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1475\,
	regout => \Memory_1|mem~769_regout\);

-- Location: LC_X9_Y13_N6
\Memory_1|mem~1476\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1476_combout\ = (\Memory_1|mem~1473_combout\ & (((\Memory_1|mem~1475\) # (!\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Memory_1|mem~1473_combout\ & (\Memory_1|mem~1468\ & (\Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1468\,
	datab => \Memory_1|mem~1473_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1475\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1476_combout\);

-- Location: LC_X1_Y10_N2
\Mux_RF_A1|Op[1]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[1]~0_combout\ = (\select_Mux_RF_A1~combout\(1) & ((\select_Mux_RF_A1~combout\(0) & (\dec~combout\(1))) # (!\select_Mux_RF_A1~combout\(0) & ((\IR|Op\(7)))))) # (!\select_Mux_RF_A1~combout\(1) & (((!\select_Mux_RF_A1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_A1~combout\(1),
	datab => \dec~combout\(1),
	datac => \IR|Op\(7),
	datad => \select_Mux_RF_A1~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[1]~0_combout\);

-- Location: LC_X1_Y10_N1
\Mux_RF_A1|Op[1]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[1]~1_combout\ = ((\Mux_RF_A1|Op[1]~0_combout\) # ((!\select_Mux_RF_A1~combout\(1) & \IR|Op\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_A1~combout\(1),
	datac => \IR|Op\(10),
	datad => \Mux_RF_A1|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[1]~1_combout\);

-- Location: LC_X1_Y7_N5
\RF|r1[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[4]~22\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(4))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[4])))))
-- \RF|r1\(4) = DFFEAS(\Mux_T1|Op[4]~22\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(4),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[4]~22\,
	regout => \RF|r1\(4));

-- Location: LC_X2_Y7_N4
\RF|r3[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~35\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[4]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(4) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(4) = DFFEAS(\Mux_T2|Op[4]~35\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(4),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~35\,
	regout => \RF|r3\(4));

-- Location: LC_X1_Y7_N2
\RF|r7[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~36\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[4]~35\ & ((N1_r7[4]))) # (!\Mux_T2|Op[4]~35\ & (\RF|r5\(4))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[4]~35\))))
-- \RF|r7\(4) = DFFEAS(\Mux_T2|Op[4]~36\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(4),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_T2|Op[4]~35\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~36\,
	regout => \RF|r7\(4));

-- Location: LC_X1_Y7_N4
\Mux_T1|Op[4]~23\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[4]~23_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[4]~22\ & ((\RF|r7\(4)))) # (!\Mux_T1|Op[4]~22\ & (\RF|r5\(4))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[4]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(4),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_T1|Op[4]~22\,
	datad => \RF|r7\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[4]~23_combout\);

-- Location: LC_X17_Y3_N7
\Memory_1|mem~1035\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1035_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1035_regout\);

-- Location: LC_X18_Y5_N2
\Memory_1|mem~843\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~843_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~843_regout\);

-- Location: LC_X15_Y5_N1
\Memory_1|mem~971\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1253\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L949Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~843_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~843_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1253\,
	regout => \Memory_1|mem~971_regout\);

-- Location: LC_X15_Y5_N8
\Memory_1|mem~907\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1254\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1253\ & (\Memory_1|mem~1035_regout\)) # (!\Memory_1|mem~1253\ & ((F1L885Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1253\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1035_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1253\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1254\,
	regout => \Memory_1|mem~907_regout\);

-- Location: LC_X19_Y6_N0
\Memory_1|mem~1003\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1003_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1003_regout\);

-- Location: LC_X20_Y6_N0
\Memory_1|mem~811\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~811_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~811_regout\);

-- Location: LC_X17_Y6_N1
\Memory_1|mem~939\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1246\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L917Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~811_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~811_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1246\,
	regout => \Memory_1|mem~939_regout\);

-- Location: LC_X17_Y6_N0
\Memory_1|mem~875\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1247\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1246\ & (\Memory_1|mem~1003_regout\)) # (!\Memory_1|mem~1246\ & ((F1L853Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1246\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1003_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1246\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1247\,
	regout => \Memory_1|mem~875_regout\);

-- Location: LC_X18_Y12_N7
\Memory_1|mem~1019\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1019_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1019_regout\);

-- Location: LC_X20_Y8_N8
\Memory_1|mem~827\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~827_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~827_regout\);

-- Location: LC_X16_Y8_N8
\Memory_1|mem~891\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1248\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L869Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~827_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~827_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1248\,
	regout => \Memory_1|mem~891_regout\);

-- Location: LC_X16_Y8_N9
\Memory_1|mem~955\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1249\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1248\ & (\Memory_1|mem~1019_regout\)) # (!\Memory_1|mem~1248\ & ((F1L933Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1248\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1019_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1248\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1249\,
	regout => \Memory_1|mem~955_regout\);

-- Location: LC_X17_Y9_N9
\Memory_1|mem~987\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~987_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~987_regout\);

-- Location: LC_X18_Y6_N7
\Memory_1|mem~795\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~795_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~795_regout\);

-- Location: LC_X14_Y6_N4
\Memory_1|mem~859\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1250\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L837Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~795_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~795_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1250\,
	regout => \Memory_1|mem~859_regout\);

-- Location: LC_X14_Y6_N5
\Memory_1|mem~923\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1251\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1250\ & (\Memory_1|mem~987_regout\)) # (!\Memory_1|mem~1250\ & ((F1L901Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1250\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~987_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1250\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1251\,
	regout => \Memory_1|mem~923_regout\);

-- Location: LC_X15_Y5_N6
\Memory_1|mem~1252\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1252_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((\Memory_1|mem~1249\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1251\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1249\,
	datad => \Memory_1|mem~1251\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1252_combout\);

-- Location: LC_X15_Y5_N7
\Memory_1|mem~1255\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1255_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1252_combout\ & (\Memory_1|mem~1254\)) # (!\Memory_1|mem~1252_combout\ & ((\Memory_1|mem~1247\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1254\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1247\,
	datad => \Memory_1|mem~1252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1255_combout\);

-- Location: LC_X3_Y12_N8
\Memory_1|mem~267\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~267_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~267_regout\);

-- Location: LC_X3_Y12_N5
\Memory_1|mem~219\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~219_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~219_regout\);

-- Location: LC_X4_Y12_N2
\Memory_1|mem~251\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1242\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L229Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~219_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~219_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1242\,
	regout => \Memory_1|mem~251_regout\);

-- Location: LC_X4_Y12_N3
\Memory_1|mem~235\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1243\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1242\ & (\Memory_1|mem~267_regout\)) # (!\Memory_1|mem~1242\ & ((F1L213Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1242\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~267_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1242\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1243\,
	regout => \Memory_1|mem~235_regout\);

-- Location: LC_X3_Y13_N9
\Memory_1|mem~75\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~75_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~75_regout\);

-- Location: LC_X7_Y13_N0
\Memory_1|mem~27\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~27_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~27_regout\);

-- Location: LC_X7_Y11_N0
\Memory_1|mem~43\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1239\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L21Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~27_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~27_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1239\,
	regout => \Memory_1|mem~43_regout\);

-- Location: LC_X7_Y11_N1
\Memory_1|mem~59\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1240\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1239\ & (\Memory_1|mem~75_regout\)) # (!\Memory_1|mem~1239\ & ((F1L37Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1239\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~75_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1239\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1240\,
	regout => \Memory_1|mem~59_regout\);

-- Location: LC_X12_Y10_N6
\Memory_1|mem~139\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~139_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~139_regout\);

-- Location: LC_X12_Y12_N7
\Memory_1|mem~91\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~91_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~91_regout\);

-- Location: LC_X12_Y11_N2
\Memory_1|mem~123\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1237\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L101Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~91_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~91_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1237\,
	regout => \Memory_1|mem~123_regout\);

-- Location: LC_X12_Y11_N3
\Memory_1|mem~107\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1238\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1237\ & (\Memory_1|mem~139_regout\)) # (!\Memory_1|mem~1237\ & ((F1L85Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1237\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~139_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1237\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1238\,
	regout => \Memory_1|mem~107_regout\);

-- Location: LC_X8_Y5_N4
\Memory_1|mem~1241\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1241_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\) # (\Memory_1|mem~1238\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1240\ & (!\Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1240\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_A|Op[3]~3_combout\,
	datad => \Memory_1|mem~1238\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1241_combout\);

-- Location: LC_X18_Y6_N1
\Memory_1|mem~203\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~203_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~203_regout\);

-- Location: LC_X17_Y3_N2
\Memory_1|mem~155\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~155_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~155_regout\);

-- Location: LC_X13_Y10_N5
\Memory_1|mem~171\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1235\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L149Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~155_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~155_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1235\,
	regout => \Memory_1|mem~171_regout\);

-- Location: LC_X13_Y10_N6
\Memory_1|mem~187\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1236\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1235\ & (\Memory_1|mem~203_regout\)) # (!\Memory_1|mem~1235\ & ((F1L165Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1235\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~203_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1235\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1236\,
	regout => \Memory_1|mem~187_regout\);

-- Location: LC_X8_Y5_N5
\Memory_1|mem~1244\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1244_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1241_combout\ & (\Memory_1|mem~1243\)) # (!\Memory_1|mem~1241_combout\ & ((\Memory_1|mem~1236\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1243\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1241_combout\,
	datad => \Memory_1|mem~1236\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1244_combout\);

-- Location: LC_X12_Y4_N0
\Memory_1|mem~507\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~507_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~507_regout\);

-- Location: LC_X13_Y4_N4
\Memory_1|mem~315\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~315_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~315_regout\);

-- Location: LC_X13_Y4_N5
\Memory_1|mem~443\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1225\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L421Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~315_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~315_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1225\,
	regout => \Memory_1|mem~443_regout\);

-- Location: LC_X12_Y4_N4
\Memory_1|mem~379\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1226\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1225\ & (\Memory_1|mem~507_regout\)) # (!\Memory_1|mem~1225\ & ((F1L357Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1225\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~507_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1225\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1226\,
	regout => \Memory_1|mem~379_regout\);

-- Location: LC_X11_Y7_N9
\Memory_1|mem~491\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~491_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~491_regout\);

-- Location: LC_X14_Y9_N7
\Memory_1|mem~299\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~299_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~299_regout\);

-- Location: LC_X10_Y6_N9
\Memory_1|mem~363\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1227\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L341Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~299_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~299_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1227\,
	regout => \Memory_1|mem~363_regout\);

-- Location: LC_X10_Y6_N0
\Memory_1|mem~427\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1228\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1227\ & (\Memory_1|mem~491_regout\)) # (!\Memory_1|mem~1227\ & ((F1L405Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1227\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~491_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1227\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1228\,
	regout => \Memory_1|mem~427_regout\);

-- Location: LC_X10_Y5_N2
\Memory_1|mem~475\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~475_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~475_regout\);

-- Location: LC_X9_Y5_N6
\Memory_1|mem~283\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~283_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~283_regout\);

-- Location: LC_X9_Y5_N4
\Memory_1|mem~411\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1229\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L389Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~283_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~283_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1229\,
	regout => \Memory_1|mem~411_regout\);

-- Location: LC_X10_Y5_N3
\Memory_1|mem~347\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1230\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1229\ & (\Memory_1|mem~475_regout\)) # (!\Memory_1|mem~1229\ & ((F1L325Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1229\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~475_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1229\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1230\,
	regout => \Memory_1|mem~347_regout\);

-- Location: LC_X10_Y5_N4
\Memory_1|mem~1231\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1231_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1228\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1230\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1228\,
	datad => \Memory_1|mem~1230\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1231_combout\);

-- Location: LC_X16_Y3_N5
\Memory_1|mem~331\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~331_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~331_regout\);

-- Location: LC_X13_Y5_N5
\Memory_1|mem~395\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1232\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L373Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~331_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~331_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1232\,
	regout => \Memory_1|mem~395_regout\);

-- Location: LC_X18_Y5_N7
\Memory_1|mem~523\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~523_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~523_regout\);

-- Location: LC_X13_Y5_N6
\Memory_1|mem~459\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1233\ = (\Memory_1|mem~1232\ & ((\Memory_1|mem~523_regout\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1232\ & (((F1L437Q & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1232\,
	datab => \Memory_1|mem~523_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1233\,
	regout => \Memory_1|mem~459_regout\);

-- Location: LC_X8_Y5_N3
\Memory_1|mem~1234\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1234_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1231_combout\ & ((\Memory_1|mem~1233\))) # (!\Memory_1|mem~1231_combout\ & (\Memory_1|mem~1226\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1226\,
	datac => \Memory_1|mem~1231_combout\,
	datad => \Memory_1|mem~1233\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1234_combout\);

-- Location: LC_X8_Y5_N6
\Memory_1|mem~1245\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1245_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1234_combout\))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (\Memory_1|mem~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1244_combout\,
	datad => \Memory_1|mem~1234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1245_combout\);

-- Location: LC_X8_Y5_N7
\IR|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1256\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1245_combout\ & ((\Memory_1|mem~1255_combout\))) # (!\Memory_1|mem~1245_combout\ & (\Memory_1|mem~1224_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1245_combout\))))
-- \IR|Op\(4) = DFFEAS(\Memory_1|mem~1256\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1224_combout\,
	datac => \Memory_1|mem~1255_combout\,
	datad => \Memory_1|mem~1245_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1256\,
	regout => \IR|Op\(4));

-- Location: LC_X3_Y7_N1
\RF|r0[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[4]~20\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(4))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[4])))))
-- \RF|r0\(4) = DFFEAS(\Mux_T1|Op[4]~20\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(4),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[4]~20\,
	regout => \RF|r0\(4));

-- Location: LC_X3_Y7_N5
\RF|r4[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~37\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[4]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(4)))))
-- \RF|r4\(4) = DFFEAS(\Mux_T2|Op[4]~37\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(4),
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~37\,
	regout => \RF|r4\(4));

-- Location: LC_X2_Y8_N2
\RF|r6[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[4]~21\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[4]~20\ & ((N1_r6[4]))) # (!\Mux_T1|Op[4]~20\ & (\RF|r2\(4))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[4]~20\))))
-- \RF|r6\(4) = DFFEAS(\Mux_T1|Op[4]~21\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(4),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_T1|Op[4]~20\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[4]~21\,
	regout => \RF|r6\(4));

-- Location: LC_X2_Y8_N3
\RF|r2[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~38\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[4]~37\ & (\RF|r6\(4))) # (!\Mux_T2|Op[4]~37\ & ((N1_r2[4]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[4]~37\))))
-- \RF|r2\(4) = DFFEAS(\Mux_T2|Op[4]~38\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[4]~18\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(4),
	datac => \Mux_RF_D3|Op[4]~18\,
	datad => \Mux_T2|Op[4]~37\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~38\,
	regout => \RF|r2\(4));

-- Location: LC_X7_Y8_N0
\T1_reg|Op[4]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(4) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[4]~23_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[4]~21\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1256\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[4]~23_combout\,
	datac => \Memory_1|mem~1256\,
	datad => \Mux_T1|Op[4]~21\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(4));

-- Location: LC_X6_Y5_N3
\Memory_1|mem~603\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[4]~4\ = ((\select_Mux_Mem_D~combout\ & (\T2_reg|Op\(4))) # (!\select_Mux_Mem_D~combout\ & ((\T1_reg|Op\(4)))))
-- \Memory_1|mem~603_regout\ = DFFEAS(\Mux_Mem_D|Op[4]~4\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_Mem_D~combout\,
	datac => \T2_reg|Op\(4),
	datad => \T1_reg|Op\(4),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[4]~4\,
	regout => \Memory_1|mem~603_regout\);

-- Location: LC_X17_Y4_N3
\Memory_1|mem~779\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~779_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~779_regout\);

-- Location: LC_X18_Y7_N7
\Memory_1|mem~731\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~731_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~731_regout\);

-- Location: LC_X16_Y11_N1
\Memory_1|mem~747\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1222\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L725Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~731_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~731_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1222\,
	regout => \Memory_1|mem~747_regout\);

-- Location: LC_X16_Y11_N0
\Memory_1|mem~763\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1223\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1222\ & (\Memory_1|mem~779_regout\)) # (!\Memory_1|mem~1222\ & ((F1L741Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1222\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~779_regout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1222\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1223\,
	regout => \Memory_1|mem~763_regout\);

-- Location: LC_X18_Y12_N1
\Memory_1|mem~651\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~651_regout\ = DFFEAS((((\Mux_Mem_D|Op[4]~4\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~651_regout\);

-- Location: LC_X14_Y13_N5
\Memory_1|mem~619\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1215\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L597Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~603_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~603_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1215\,
	regout => \Memory_1|mem~619_regout\);

-- Location: LC_X14_Y13_N6
\Memory_1|mem~635\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1216\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1215\ & (\Memory_1|mem~651_regout\)) # (!\Memory_1|mem~1215\ & ((F1L613Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1215\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~651_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1215\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1216\,
	regout => \Memory_1|mem~635_regout\);

-- Location: LC_X16_Y13_N7
\Memory_1|mem~715\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~715_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~715_regout\);

-- Location: LC_X15_Y12_N3
\Memory_1|mem~667\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~667_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~667_regout\);

-- Location: LC_X15_Y9_N3
\Memory_1|mem~699\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1217\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L677Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~667_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~667_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1217\,
	regout => \Memory_1|mem~699_regout\);

-- Location: LC_X15_Y9_N4
\Memory_1|mem~683\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1218\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1217\ & (\Memory_1|mem~715_regout\)) # (!\Memory_1|mem~1217\ & ((F1L661Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1217\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~715_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1217\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1218\,
	regout => \Memory_1|mem~683_regout\);

-- Location: LC_X16_Y13_N3
\Memory_1|mem~587\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~587_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~587_regout\);

-- Location: LC_X15_Y13_N0
\Memory_1|mem~539\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~539_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[4]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~539_regout\);

-- Location: LC_X15_Y11_N1
\Memory_1|mem~571\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1219\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L549Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~539_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~539_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1219\,
	regout => \Memory_1|mem~571_regout\);

-- Location: LC_X15_Y11_N2
\Memory_1|mem~555\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1220\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1219\ & (\Memory_1|mem~587_regout\)) # (!\Memory_1|mem~1219\ & ((F1L533Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1219\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~587_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[4]~4\,
	datad => \Memory_1|mem~1219\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1220\,
	regout => \Memory_1|mem~555_regout\);

-- Location: LC_X15_Y9_N5
\Memory_1|mem~1221\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1221_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\) # ((\Memory_1|mem~1218\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1220\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1218\,
	datad => \Memory_1|mem~1220\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1221_combout\);

-- Location: LC_X15_Y9_N6
\Memory_1|mem~1224\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1224_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1221_combout\ & (\Memory_1|mem~1223\)) # (!\Memory_1|mem~1221_combout\ & ((\Memory_1|mem~1216\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1223\,
	datac => \Memory_1|mem~1216\,
	datad => \Memory_1|mem~1221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1224_combout\);

-- Location: LC_X1_Y4_N6
\Mux_RF_A3|Op[1]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[1]~5_combout\ = ((!\select_Mux_RF_A3~combout\(1) & (!\select_Mux_RF_A3~combout\(0) & \dec~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \select_Mux_RF_A3~combout\(0),
	datad => \dec~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[1]~5_combout\);

-- Location: LC_X1_Y5_N8
\Mux_RF_A3|Op[1]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[1]~6_combout\ = (\Mux_RF_A3|Op[0]~2_combout\ & ((\Mux_RF_A3|Op[0]~3_combout\ & (\Mux_RF_A3|Op[1]~5_combout\)) # (!\Mux_RF_A3|Op[0]~3_combout\ & ((\IR|Op\(10)))))) # (!\Mux_RF_A3|Op[0]~2_combout\ & (!\Mux_RF_A3|Op[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b391",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~2_combout\,
	datab => \Mux_RF_A3|Op[0]~3_combout\,
	datac => \Mux_RF_A3|Op[1]~5_combout\,
	datad => \IR|Op\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[1]~6_combout\);

-- Location: LC_X1_Y5_N9
\Mux_RF_A3|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op\(1) = (\Mux_RF_A3|Op[0]~0_combout\ & ((\Mux_RF_A3|Op[1]~6_combout\ & ((\IR|Op\(7)))) # (!\Mux_RF_A3|Op[1]~6_combout\ & (\IR|Op\(4))))) # (!\Mux_RF_A3|Op[0]~0_combout\ & (((\Mux_RF_A3|Op[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(4),
	datab => \Mux_RF_A3|Op[0]~0_combout\,
	datac => \IR|Op\(7),
	datad => \Mux_RF_A3|Op[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op\(1));

-- Location: LC_X1_Y5_N5
\RF|Equal0~0\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~0_combout\ = (\wr_RF~combout\ & (!\Mux_RF_A3|Op\(1) & (\Mux_RF_A3|Op\(0) & \Mux_RF_A3|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op\(1),
	datac => \Mux_RF_A3|Op\(0),
	datad => \Mux_RF_A3|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~0_combout\);

-- Location: LC_X3_Y8_N7
\RF|r5[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[3]~12\ = (\Mux_RF_D3|Op[3]~11\ & (((\inc|Op\(3) & \Mux_RF_D3|Op[6]~0_combout\)) # (!\select_Mux_RF_D3~combout\(2)))) # (!\Mux_RF_D3|Op[3]~11\ & (((\inc|Op\(3) & \Mux_RF_D3|Op[6]~0_combout\))))
-- \RF|r5\(3) = DFFEAS(\Mux_RF_D3|Op[3]~12\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f222",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[3]~11\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \inc|Op\(3),
	datad => \Mux_RF_D3|Op[6]~0_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[3]~12\,
	regout => \RF|r5\(3));

-- Location: LC_X3_Y8_N5
\RF|r3[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~21\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[3]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(3) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(3) = DFFEAS(\Mux_T2|Op[3]~21\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(3),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~21\,
	regout => \RF|r3\(3));

-- Location: LC_X4_Y8_N8
\RF|r1[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[3]~14\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(3)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[3] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(3) = DFFEAS(\Mux_T1|Op[3]~14\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(3),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[3]~14\,
	regout => \RF|r1\(3));

-- Location: LC_X3_Y9_N5
\RF|r7[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~22\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[3]~21\ & ((N1_r7[3]))) # (!\Mux_T2|Op[3]~21\ & (\RF|r5\(3))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[3]~21\))))
-- \RF|r7\(3) = DFFEAS(\Mux_T2|Op[3]~22\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(3),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_T2|Op[3]~21\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~22\,
	regout => \RF|r7\(3));

-- Location: LC_X3_Y8_N9
\Mux_T1|Op[3]~15\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[3]~15_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[3]~14\ & (\RF|r7\(3))) # (!\Mux_T1|Op[3]~14\ & ((\RF|r5\(3)))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A1|Op[2]~3_combout\,
	datab => \RF|r7\(3),
	datac => \RF|r5\(3),
	datad => \Mux_T1|Op[3]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[3]~15_combout\);

-- Location: LC_X1_Y8_N6
\RF|r0[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[3]~12\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(3))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[3])))))
-- \RF|r0\(3) = DFFEAS(\Mux_T1|Op[3]~12\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(3),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[3]~12\,
	regout => \RF|r0\(3));

-- Location: LC_X1_Y8_N4
\RF|r4[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~23\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[3]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(3)))))
-- \RF|r4\(3) = DFFEAS(\Mux_T2|Op[3]~23\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(3),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~23\,
	regout => \RF|r4\(3));

-- Location: LC_X2_Y8_N7
\RF|r6[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[3]~13\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[3]~12\ & (N1_r6[3])) # (!\Mux_T1|Op[3]~12\ & ((\RF|r2\(3)))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (\Mux_T1|Op[3]~12\))
-- \RF|r6\(3) = DFFEAS(\Mux_T1|Op[3]~13\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \Mux_T1|Op[3]~12\,
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \RF|r2\(3),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[3]~13\,
	regout => \RF|r6\(3));

-- Location: LC_X2_Y8_N9
\RF|r2[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~24\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[3]~23\ & (\RF|r6\(3))) # (!\Mux_T2|Op[3]~23\ & ((N1_r2[3]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[3]~23\))))
-- \RF|r2\(3) = DFFEAS(\Mux_T2|Op[3]~24\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[3]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(3),
	datac => \Mux_RF_D3|Op[3]~12\,
	datad => \Mux_T2|Op[3]~23\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~24\,
	regout => \RF|r2\(3));

-- Location: LC_X7_Y8_N1
\T1_reg|Op[3]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(3) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[3]~15_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[3]~13\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1214_combout\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[3]~15_combout\,
	datac => \Memory_1|mem~1214_combout\,
	datad => \Mux_T1|Op[3]~13\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(3));

-- Location: LC_X12_Y8_N2
\Mux_Mem_A|Op[3]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[3]~3_combout\ = ((\select_Mux_Mem_A~combout\ & (\T2_reg|Op\(3))) # (!\select_Mux_Mem_A~combout\ & ((\T1_reg|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_Mem_A~combout\,
	datac => \T2_reg|Op\(3),
	datad => \T1_reg|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[3]~3_combout\);

-- Location: LC_X18_Y10_N6
\Memory_1|mem~1737\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1737_combout\ = (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\ & !\Mux_Mem_A|Op[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_A|Op[1]~0_combout\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1737_combout\);

-- Location: LC_X18_Y10_N8
\Memory_1|mem~1753\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1753_combout\ = (!\Mux_Mem_A|Op[5]~4_combout\ & (\wr_Mem~combout\ & (\Memory_1|mem~1737_combout\ & \Mux_Mem_A|Op[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \wr_Mem~combout\,
	datac => \Memory_1|mem~1737_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1753_combout\);

-- Location: LC_X7_Y9_N5
\Memory_1|mem~312\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[1]~1\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(1)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(1))))
-- \Memory_1|mem~312_regout\ = DFFEAS(\Mux_Mem_D|Op[1]~1\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(1),
	datad => \T2_reg|Op\(1),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[1]~1\,
	regout => \Memory_1|mem~312_regout\);

-- Location: LC_X16_Y4_N4
\Memory_1|mem~520\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~520_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~520_regout\);

-- Location: LC_X6_Y4_N3
\Memory_1|mem~328\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~328_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~328_regout\);

-- Location: LC_X10_Y4_N4
\Memory_1|mem~392\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1096\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L370Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~328_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~328_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1096\,
	regout => \Memory_1|mem~392_regout\);

-- Location: LC_X10_Y4_N5
\Memory_1|mem~456\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1097\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1096\ & (\Memory_1|mem~520_regout\)) # (!\Memory_1|mem~1096\ & ((F1L434Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1096\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~520_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1096\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1097\,
	regout => \Memory_1|mem~456_regout\);

-- Location: LC_X12_Y6_N6
\Memory_1|mem~504\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~504_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~504_regout\);

-- Location: LC_X13_Y6_N2
\Memory_1|mem~440\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1089\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L418Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~312_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~312_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1089\,
	regout => \Memory_1|mem~440_regout\);

-- Location: LC_X13_Y6_N3
\Memory_1|mem~376\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1090\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1089\ & (\Memory_1|mem~504_regout\)) # (!\Memory_1|mem~1089\ & ((F1L354Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1089\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~504_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1089\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1090\,
	regout => \Memory_1|mem~376_regout\);

-- Location: LC_X7_Y6_N0
\Memory_1|mem~488\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~488_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~488_regout\);

-- Location: LC_X12_Y12_N8
\Memory_1|mem~296\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~296_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~296_regout\);

-- Location: LC_X8_Y9_N1
\Memory_1|mem~360\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1091\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((F1L338Q))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~296_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~296_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1091\,
	regout => \Memory_1|mem~360_regout\);

-- Location: LC_X8_Y12_N5
\Memory_1|mem~424\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1092\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1091\ & (\Memory_1|mem~488_regout\)) # (!\Memory_1|mem~1091\ & ((F1L402Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1091\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~488_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1091\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1092\,
	regout => \Memory_1|mem~424_regout\);

-- Location: LC_X7_Y4_N2
\Memory_1|mem~472\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~472_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~472_regout\);

-- Location: LC_X9_Y5_N3
\Memory_1|mem~280\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~280_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~280_regout\);

-- Location: LC_X9_Y5_N8
\Memory_1|mem~408\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1093\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L386Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~280_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~280_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1093\,
	regout => \Memory_1|mem~408_regout\);

-- Location: LC_X8_Y12_N0
\Memory_1|mem~344\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1094\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1093\ & (\Memory_1|mem~472_regout\)) # (!\Memory_1|mem~1093\ & ((F1L322Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1093\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~472_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1093\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1094\,
	regout => \Memory_1|mem~344_regout\);

-- Location: LC_X8_Y12_N1
\Memory_1|mem~1095\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1095_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1092\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1094\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1092\,
	datad => \Memory_1|mem~1094\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1095_combout\);

-- Location: LC_X8_Y12_N2
\Memory_1|mem~1098\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1098_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1095_combout\ & (\Memory_1|mem~1097\)) # (!\Memory_1|mem~1095_combout\ & ((\Memory_1|mem~1090\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1097\,
	datac => \Memory_1|mem~1090\,
	datad => \Memory_1|mem~1095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1098_combout\);

-- Location: LC_X5_Y12_N8
\Memory_1|mem~264\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~264_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~264_regout\);

-- Location: LC_X3_Y12_N3
\Memory_1|mem~216\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~216_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~216_regout\);

-- Location: LC_X4_Y11_N2
\Memory_1|mem~248\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1116\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((F1L226Q)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~216_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~216_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1116\,
	regout => \Memory_1|mem~248_regout\);

-- Location: LC_X4_Y11_N3
\Memory_1|mem~232\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1117\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1116\ & (\Memory_1|mem~264_regout\)) # (!\Memory_1|mem~1116\ & ((F1L210Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1116\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~264_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1116\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1117\,
	regout => \Memory_1|mem~232_regout\);

-- Location: LC_X18_Y6_N2
\Memory_1|mem~200\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~200_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~200_regout\);

-- Location: LC_X16_Y4_N0
\Memory_1|mem~152\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~152_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~152_regout\);

-- Location: LC_X14_Y7_N0
\Memory_1|mem~168\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1109\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L146Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~152_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~152_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1109\,
	regout => \Memory_1|mem~168_regout\);

-- Location: LC_X14_Y7_N1
\Memory_1|mem~184\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1110\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1109\ & (\Memory_1|mem~200_regout\)) # (!\Memory_1|mem~1109\ & ((F1L162Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1109\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~200_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1109\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1110\,
	regout => \Memory_1|mem~184_regout\);

-- Location: LC_X12_Y10_N0
\Memory_1|mem~136\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~136_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~136_regout\);

-- Location: LC_X12_Y12_N3
\Memory_1|mem~88\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~88_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~88_regout\);

-- Location: LC_X12_Y11_N8
\Memory_1|mem~120\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1111\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L98Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~88_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~88_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1111\,
	regout => \Memory_1|mem~120_regout\);

-- Location: LC_X12_Y11_N9
\Memory_1|mem~104\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1112\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1111\ & (\Memory_1|mem~136_regout\)) # (!\Memory_1|mem~1111\ & ((F1L82Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1111\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~136_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1111\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1112\,
	regout => \Memory_1|mem~104_regout\);

-- Location: LC_X6_Y13_N1
\Memory_1|mem~72\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~72_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~72_regout\);

-- Location: LC_X7_Y13_N6
\Memory_1|mem~24\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~24_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~24_regout\);

-- Location: LC_X7_Y11_N2
\Memory_1|mem~40\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1113\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L18Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~24_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~24_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1113\,
	regout => \Memory_1|mem~40_regout\);

-- Location: LC_X7_Y11_N6
\Memory_1|mem~56\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1114\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1113\ & (\Memory_1|mem~72_regout\)) # (!\Memory_1|mem~1113\ & ((F1L34Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1113\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~72_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1113\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1114\,
	regout => \Memory_1|mem~56_regout\);

-- Location: LC_X13_Y11_N3
\Memory_1|mem~1115\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1115_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1112\) # ((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1114\ & !\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1112\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1114\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1115_combout\);

-- Location: LC_X13_Y11_N4
\Memory_1|mem~1118\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1118_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1115_combout\ & (\Memory_1|mem~1117\)) # (!\Memory_1|mem~1115_combout\ & ((\Memory_1|mem~1110\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1117\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1110\,
	datad => \Memory_1|mem~1115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1118_combout\);

-- Location: LC_X19_Y10_N3
\Memory_1|mem~776\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~776_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~776_regout\);

-- Location: LC_X19_Y11_N5
\Memory_1|mem~728\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~728_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~728_regout\);

-- Location: LC_X18_Y11_N3
\Memory_1|mem~744\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1106\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L722Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~728_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~728_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1106\,
	regout => \Memory_1|mem~744_regout\);

-- Location: LC_X18_Y11_N2
\Memory_1|mem~760\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1107\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1106\ & (\Memory_1|mem~776_regout\)) # (!\Memory_1|mem~1106\ & ((F1L738Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1106\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~776_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1106\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1107\,
	regout => \Memory_1|mem~760_regout\);

-- Location: LC_X18_Y13_N1
\Memory_1|mem~648\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~648_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~648_regout\);

-- Location: LC_X13_Y13_N4
\Memory_1|mem~600\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~600_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~600_regout\);

-- Location: LC_X14_Y13_N1
\Memory_1|mem~616\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1099\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L594Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~600_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~600_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1099\,
	regout => \Memory_1|mem~616_regout\);

-- Location: LC_X14_Y13_N2
\Memory_1|mem~632\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1100\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1099\ & (\Memory_1|mem~648_regout\)) # (!\Memory_1|mem~1099\ & ((F1L610Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1099\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~648_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1099\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1100\,
	regout => \Memory_1|mem~632_regout\);

-- Location: LC_X17_Y12_N4
\Memory_1|mem~712\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~712_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~712_regout\);

-- Location: LC_X15_Y12_N4
\Memory_1|mem~664\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~664_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~664_regout\);

-- Location: LC_X13_Y11_N5
\Memory_1|mem~696\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1101\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L674Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~664_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~664_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1101\,
	regout => \Memory_1|mem~696_regout\);

-- Location: LC_X13_Y11_N6
\Memory_1|mem~680\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1102\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1101\ & (\Memory_1|mem~712_regout\)) # (!\Memory_1|mem~1101\ & ((F1L658Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1101\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~712_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1101\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1102\,
	regout => \Memory_1|mem~680_regout\);

-- Location: LC_X15_Y13_N9
\Memory_1|mem~536\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~536_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~536_regout\);

-- Location: LC_X14_Y10_N7
\Memory_1|mem~568\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1103\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L546Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~536_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~536_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1103\,
	regout => \Memory_1|mem~568_regout\);

-- Location: LC_X14_Y9_N2
\Memory_1|mem~584\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~584_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~584_regout\);

-- Location: LC_X14_Y10_N3
\Memory_1|mem~552\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1104\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1103\ & ((\Memory_1|mem~584_regout\))) # (!\Memory_1|mem~1103\ & (F1L530Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1103\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1103\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~584_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1104\,
	regout => \Memory_1|mem~552_regout\);

-- Location: LC_X13_Y11_N0
\Memory_1|mem~1105\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1105_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1102\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1104\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1102\,
	datad => \Memory_1|mem~1104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1105_combout\);

-- Location: LC_X13_Y11_N1
\Memory_1|mem~1108\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1108_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1105_combout\ & (\Memory_1|mem~1107\)) # (!\Memory_1|mem~1105_combout\ & ((\Memory_1|mem~1100\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1107\,
	datac => \Memory_1|mem~1100\,
	datad => \Memory_1|mem~1105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1108_combout\);

-- Location: LC_X13_Y11_N2
\Memory_1|mem~1119\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1119_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1108_combout\))) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- (\Memory_1|mem~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1118_combout\,
	datad => \Memory_1|mem~1108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1119_combout\);

-- Location: LC_X19_Y7_N4
\Memory_1|mem~1000\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1000_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1000_regout\);

-- Location: LC_X20_Y10_N5
\Memory_1|mem~808\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~808_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~808_regout\);

-- Location: LC_X17_Y10_N6
\Memory_1|mem~936\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1120\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L914Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~808_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~808_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1120\,
	regout => \Memory_1|mem~936_regout\);

-- Location: LC_X17_Y10_N7
\Memory_1|mem~872\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1121\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1120\ & (\Memory_1|mem~1000_regout\)) # (!\Memory_1|mem~1120\ & ((F1L850Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1120\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1000_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1120\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1121\,
	regout => \Memory_1|mem~872_regout\);

-- Location: LC_X8_Y4_N4
\Memory_1|mem~1032\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1032_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1032_regout\);

-- Location: LC_X18_Y4_N2
\Memory_1|mem~840\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~840_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~840_regout\);

-- Location: LC_X10_Y8_N5
\Memory_1|mem~968\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1127\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L946Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~840_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~840_regout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1127\,
	regout => \Memory_1|mem~968_regout\);

-- Location: LC_X10_Y8_N6
\Memory_1|mem~904\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1128\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1127\ & (\Memory_1|mem~1032_regout\)) # (!\Memory_1|mem~1127\ & ((F1L882Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1127\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1032_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1127\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1128\,
	regout => \Memory_1|mem~904_regout\);

-- Location: LC_X20_Y9_N9
\Memory_1|mem~1016\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1016_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1016_regout\);

-- Location: LC_X19_Y9_N7
\Memory_1|mem~824\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~824_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~824_regout\);

-- Location: LC_X16_Y9_N2
\Memory_1|mem~888\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1122\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L866Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~824_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~824_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1122\,
	regout => \Memory_1|mem~888_regout\);

-- Location: LC_X16_Y9_N9
\Memory_1|mem~952\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1123\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1122\ & (\Memory_1|mem~1016_regout\)) # (!\Memory_1|mem~1122\ & ((F1L930Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1122\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1016_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1122\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1123\,
	regout => \Memory_1|mem~952_regout\);

-- Location: LC_X17_Y9_N4
\Memory_1|mem~984\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~984_regout\ = DFFEAS((((\Mux_Mem_D|Op[1]~1\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~984_regout\);

-- Location: LC_X18_Y6_N5
\Memory_1|mem~792\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~792_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[1]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~792_regout\);

-- Location: LC_X17_Y8_N5
\Memory_1|mem~856\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1124\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L834Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~792_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~792_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1124\,
	regout => \Memory_1|mem~856_regout\);

-- Location: LC_X17_Y9_N2
\Memory_1|mem~920\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1125\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1124\ & (\Memory_1|mem~984_regout\)) # (!\Memory_1|mem~1124\ & ((F1L898Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1124\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~984_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[1]~1\,
	datad => \Memory_1|mem~1124\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1125\,
	regout => \Memory_1|mem~920_regout\);

-- Location: LC_X17_Y9_N3
\Memory_1|mem~1126\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1126_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((\Memory_1|mem~1123\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1125\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1123\,
	datad => \Memory_1|mem~1125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1126_combout\);

-- Location: LC_X9_Y11_N4
\Memory_1|mem~1129\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1129_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1126_combout\ & ((\Memory_1|mem~1128\))) # (!\Memory_1|mem~1126_combout\ & (\Memory_1|mem~1121\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1121\,
	datab => \Memory_1|mem~1128\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1129_combout\);

-- Location: LC_X9_Y11_N0
\Memory_1|mem~1130\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1130_combout\ = (\Memory_1|mem~1119_combout\ & (((\Memory_1|mem~1129_combout\) # (!\Mux_Mem_A|Op[4]~5_combout\)))) # (!\Memory_1|mem~1119_combout\ & (\Memory_1|mem~1098_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1098_combout\,
	datab => \Memory_1|mem~1119_combout\,
	datac => \Memory_1|mem~1129_combout\,
	datad => \Mux_Mem_A|Op[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1130_combout\);

-- Location: LC_X4_Y5_N3
\Mux_RF_D3|Op[8]~27\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~27_combout\ = (\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[8]~26_combout\ & ((\inc|Op\(8)))) # (!\Mux_RF_D3|Op[8]~26_combout\ & (\IR|Op\(1))))) # (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[8]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \Mux_RF_D3|Op[8]~26_combout\,
	datac => \IR|Op\(1),
	datad => \inc|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~27_combout\);

-- Location: LC_X4_Y5_N5
\RF|r5[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~29\ = (\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[8]~28\ & (!\select_Mux_RF_D3~combout\(2)))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[8]~27_combout\))))
-- \RF|r5\(8) = DFFEAS(\Mux_RF_D3|Op[8]~29\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f20",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[8]~28\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \select_Mux_RF_D3~combout\(1),
	datad => \Mux_RF_D3|Op[8]~27_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~29\,
	regout => \RF|r5\(8));

-- Location: LC_X3_Y5_N9
\RF|r1[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[8]~34\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(8))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[8])))))
-- \RF|r1\(8) = DFFEAS(\Mux_T1|Op[8]~34\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(8),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[8]~34\,
	regout => \RF|r1\(8));

-- Location: LC_X2_Y5_N4
\RF|r3[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~56\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((N1_r3[8]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(8)))))
-- \RF|r3\(8) = DFFEAS(\Mux_T2|Op[8]~56\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(8),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~56\,
	regout => \RF|r3\(8));

-- Location: LC_X3_Y5_N2
\RF|r7[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~57\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[8]~56\ & ((N1_r7[8]))) # (!\Mux_T2|Op[8]~56\ & (\RF|r5\(8))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[8]~56\))))
-- \RF|r7\(8) = DFFEAS(\Mux_T2|Op[8]~57\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0_combout\,
	datab => \RF|r5\(8),
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_T2|Op[8]~56\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~57\,
	regout => \RF|r7\(8));

-- Location: LC_X3_Y5_N5
\Mux_T1|Op[8]~35\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[8]~35_combout\ = (\Mux_T1|Op[8]~34\ & (((\RF|r7\(8)) # (!\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_T1|Op[8]~34\ & (\RF|r5\(8) & ((\Mux_RF_A1|Op[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(8),
	datab => \Mux_T1|Op[8]~34\,
	datac => \RF|r7\(8),
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[8]~35_combout\);

-- Location: LC_X18_Y13_N3
\Memory_1|mem~655\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~655_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~655_regout\);

-- Location: LC_X6_Y5_N0
\Memory_1|mem~607\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[8]~8\ = ((\select_Mux_Mem_D~combout\ & (\T2_reg|Op\(8))) # (!\select_Mux_Mem_D~combout\ & ((\T1_reg|Op\(8)))))
-- \Memory_1|mem~607_regout\ = DFFEAS(\Mux_Mem_D|Op[8]~8\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \T2_reg|Op\(8),
	datac => \select_Mux_Mem_D~combout\,
	datad => \T1_reg|Op\(8),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[8]~8\,
	regout => \Memory_1|mem~607_regout\);

-- Location: LC_X11_Y13_N3
\Memory_1|mem~623\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1383\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L601Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~607_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~607_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1383\,
	regout => \Memory_1|mem~623_regout\);

-- Location: LC_X11_Y13_N7
\Memory_1|mem~639\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1384\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1383\ & (\Memory_1|mem~655_regout\)) # (!\Memory_1|mem~1383\ & ((F1L617Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1383\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~655_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1383\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1384\,
	regout => \Memory_1|mem~639_regout\);

-- Location: LC_X17_Y13_N6
\Memory_1|mem~783\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~783_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~783_regout\);

-- Location: LC_X19_Y11_N9
\Memory_1|mem~735\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~735_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~735_regout\);

-- Location: LC_X17_Y11_N6
\Memory_1|mem~751\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1390\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L729Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~735_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~735_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1390\,
	regout => \Memory_1|mem~751_regout\);

-- Location: LC_X17_Y11_N7
\Memory_1|mem~767\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1391\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1390\ & (\Memory_1|mem~783_regout\)) # (!\Memory_1|mem~1390\ & ((F1L745Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1390\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~783_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1390\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1391\,
	regout => \Memory_1|mem~767_regout\);

-- Location: LC_X16_Y13_N2
\Memory_1|mem~719\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~719_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~719_regout\);

-- Location: LC_X5_Y13_N6
\Memory_1|mem~671\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~671_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~671_regout\);

-- Location: LC_X9_Y13_N9
\Memory_1|mem~703\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1385\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L681Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~671_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~671_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1385\,
	regout => \Memory_1|mem~703_regout\);

-- Location: LC_X9_Y13_N4
\Memory_1|mem~687\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1386\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1385\ & (\Memory_1|mem~719_regout\)) # (!\Memory_1|mem~1385\ & ((F1L665Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1385\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~719_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1385\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1386\,
	regout => \Memory_1|mem~687_regout\);

-- Location: LC_X16_Y13_N9
\Memory_1|mem~591\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~591_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~591_regout\);

-- Location: LC_X18_Y10_N7
\Memory_1|mem~543\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~543_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~543_regout\);

-- Location: LC_X14_Y10_N8
\Memory_1|mem~575\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1387\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L553Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~543_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~543_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1387\,
	regout => \Memory_1|mem~575_regout\);

-- Location: LC_X14_Y10_N9
\Memory_1|mem~559\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1388\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1387\ & (\Memory_1|mem~591_regout\)) # (!\Memory_1|mem~1387\ & ((F1L537Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1387\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~591_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1387\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1388\,
	regout => \Memory_1|mem~559_regout\);

-- Location: LC_X9_Y13_N2
\Memory_1|mem~1389\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1389_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1386\) # ((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((!\Mux_Mem_A|Op[2]~2_combout\ & \Memory_1|mem~1388\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1386\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1388\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1389_combout\);

-- Location: LC_X9_Y13_N3
\Memory_1|mem~1392\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1392_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1389_combout\ & ((\Memory_1|mem~1391\))) # (!\Memory_1|mem~1389_combout\ & (\Memory_1|mem~1384\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1384\,
	datac => \Memory_1|mem~1391\,
	datad => \Memory_1|mem~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1392_combout\);

-- Location: LC_X16_Y4_N8
\Memory_1|mem~527\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~527_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~527_regout\);

-- Location: LC_X15_Y3_N3
\Memory_1|mem~335\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~335_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~335_regout\);

-- Location: LC_X13_Y5_N9
\Memory_1|mem~399\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1400\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L377Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~335_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~335_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1400\,
	regout => \Memory_1|mem~399_regout\);

-- Location: LC_X13_Y5_N2
\Memory_1|mem~463\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1401\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1400\ & (\Memory_1|mem~527_regout\)) # (!\Memory_1|mem~1400\ & ((F1L441Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1400\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~527_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1400\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1401\,
	regout => \Memory_1|mem~463_regout\);

-- Location: LC_X12_Y6_N4
\Memory_1|mem~511\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~511_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~511_regout\);

-- Location: LC_X14_Y3_N4
\Memory_1|mem~319\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~319_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~319_regout\);

-- Location: LC_X13_Y6_N8
\Memory_1|mem~447\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1393\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L425Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~319_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~319_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1393\,
	regout => \Memory_1|mem~447_regout\);

-- Location: LC_X12_Y6_N1
\Memory_1|mem~383\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1394\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1393\ & (\Memory_1|mem~511_regout\)) # (!\Memory_1|mem~1393\ & ((F1L361Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1393\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~511_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1393\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1394\,
	regout => \Memory_1|mem~383_regout\);

-- Location: LC_X11_Y7_N6
\Memory_1|mem~495\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~495_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~495_regout\);

-- Location: LC_X14_Y9_N9
\Memory_1|mem~303\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~303_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~303_regout\);

-- Location: LC_X13_Y8_N2
\Memory_1|mem~367\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1395\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((F1L345Q))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~303_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~303_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1395\,
	regout => \Memory_1|mem~367_regout\);

-- Location: LC_X13_Y8_N7
\Memory_1|mem~431\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1396\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1395\ & (\Memory_1|mem~495_regout\)) # (!\Memory_1|mem~1395\ & ((F1L409Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1395\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~495_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1395\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1396\,
	regout => \Memory_1|mem~431_regout\);

-- Location: LC_X8_Y6_N6
\Memory_1|mem~479\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~479_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~479_regout\);

-- Location: LC_X14_Y2_N0
\Memory_1|mem~287\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~287_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~287_regout\);

-- Location: LC_X9_Y6_N3
\Memory_1|mem~415\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1397\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L393Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~287_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~287_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1397\,
	regout => \Memory_1|mem~415_regout\);

-- Location: LC_X9_Y6_N7
\Memory_1|mem~351\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1398\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1397\ & (\Memory_1|mem~479_regout\)) # (!\Memory_1|mem~1397\ & ((F1L329Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1397\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~479_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1397\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1398\,
	regout => \Memory_1|mem~351_regout\);

-- Location: LC_X8_Y5_N8
\Memory_1|mem~1399\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1399_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1396\) # ((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((!\Mux_Mem_A|Op[1]~0_combout\ & \Memory_1|mem~1398\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1396\,
	datac => \Mux_Mem_A|Op[1]~0_combout\,
	datad => \Memory_1|mem~1398\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1399_combout\);

-- Location: LC_X8_Y5_N0
\Memory_1|mem~1402\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1402_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1399_combout\ & (\Memory_1|mem~1401\)) # (!\Memory_1|mem~1399_combout\ & ((\Memory_1|mem~1394\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1401\,
	datac => \Memory_1|mem~1394\,
	datad => \Memory_1|mem~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1402_combout\);

-- Location: LC_X6_Y4_N2
\Memory_1|mem~223\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~223_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~223_regout\);

-- Location: LC_X9_Y4_N9
\Memory_1|mem~255\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1410\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L233Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~223_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~223_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1410\,
	regout => \Memory_1|mem~255_regout\);

-- Location: LC_X5_Y4_N8
\Memory_1|mem~271\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~271_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~271_regout\);

-- Location: LC_X9_Y4_N7
\Memory_1|mem~239\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1411\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1410\ & ((\Memory_1|mem~271_regout\))) # (!\Memory_1|mem~1410\ & (F1L217Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1410\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1410\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~271_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1411\,
	regout => \Memory_1|mem~239_regout\);

-- Location: LC_X6_Y13_N3
\Memory_1|mem~79\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~79_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~79_regout\);

-- Location: LC_X7_Y13_N5
\Memory_1|mem~31\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~31_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~31_regout\);

-- Location: LC_X8_Y13_N2
\Memory_1|mem~47\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1407\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((F1L25Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~31_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1407\,
	regout => \Memory_1|mem~47_regout\);

-- Location: LC_X8_Y13_N3
\Memory_1|mem~63\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1408\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1407\ & (\Memory_1|mem~79_regout\)) # (!\Memory_1|mem~1407\ & ((F1L41Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1407\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~79_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1407\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1408\,
	regout => \Memory_1|mem~63_regout\);

-- Location: LC_X5_Y13_N0
\Memory_1|mem~143\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~143_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~143_regout\);

-- Location: LC_X11_Y12_N7
\Memory_1|mem~95\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~95_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~95_regout\);

-- Location: LC_X10_Y12_N8
\Memory_1|mem~127\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1405\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L105Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~95_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~95_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1405\,
	regout => \Memory_1|mem~127_regout\);

-- Location: LC_X10_Y12_N9
\Memory_1|mem~111\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1406\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1405\ & (\Memory_1|mem~143_regout\)) # (!\Memory_1|mem~1405\ & ((F1L89Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1405\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~143_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1405\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1406\,
	regout => \Memory_1|mem~111_regout\);

-- Location: LC_X8_Y9_N8
\Memory_1|mem~1409\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1409_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((\Memory_1|mem~1406\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1408\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1408\,
	datad => \Memory_1|mem~1406\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1409_combout\);

-- Location: LC_X18_Y3_N6
\Memory_1|mem~207\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~207_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~207_regout\);

-- Location: LC_X18_Y3_N4
\Memory_1|mem~159\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~159_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~159_regout\);

-- Location: LC_X13_Y7_N3
\Memory_1|mem~175\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1403\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L153Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~159_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~159_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1403\,
	regout => \Memory_1|mem~175_regout\);

-- Location: LC_X13_Y7_N4
\Memory_1|mem~191\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1404\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1403\ & (\Memory_1|mem~207_regout\)) # (!\Memory_1|mem~1403\ & ((F1L169Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1403\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~207_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1403\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1404\,
	regout => \Memory_1|mem~191_regout\);

-- Location: LC_X8_Y5_N9
\Memory_1|mem~1412\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1412_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1409_combout\ & (\Memory_1|mem~1411\)) # (!\Memory_1|mem~1409_combout\ & ((\Memory_1|mem~1404\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1411\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1409_combout\,
	datad => \Memory_1|mem~1404\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1412_combout\);

-- Location: LC_X8_Y5_N1
\Memory_1|mem~1413\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1413_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & (\Memory_1|mem~1402_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- ((\Memory_1|mem~1412_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1402_combout\,
	datad => \Memory_1|mem~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1413_combout\);

-- Location: LC_X8_Y5_N2
\IR|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1424\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1413_combout\ & (\Memory_1|mem~1423_combout\)) # (!\Memory_1|mem~1413_combout\ & ((\Memory_1|mem~1392_combout\))))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1413_combout\))))
-- \IR|Op\(8) = DFFEAS(\Memory_1|mem~1424\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1423_combout\,
	datac => \Memory_1|mem~1392_combout\,
	datad => \Memory_1|mem~1413_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1424\,
	regout => \IR|Op\(8));

-- Location: LC_X5_Y6_N4
\RF|r0[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[8]~32\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\RF|r4\(8)) # ((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((N1_r0[8] & !\Mux_RF_A1|Op[1]~1_combout\))))
-- \RF|r0\(8) = DFFEAS(\Mux_T1|Op[8]~32\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(8),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[8]~32\,
	regout => \RF|r0\(8));

-- Location: LC_X5_Y6_N3
\RF|r4[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~58\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[8]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(8)))))
-- \RF|r4\(8) = DFFEAS(\Mux_T2|Op[8]~58\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(8),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~58\,
	regout => \RF|r4\(8));

-- Location: LC_X4_Y6_N4
\RF|r6[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[8]~33\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[8]~32\ & ((N1_r6[8]))) # (!\Mux_T1|Op[8]~32\ & (\RF|r2\(8))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[8]~32\))))
-- \RF|r6\(8) = DFFEAS(\Mux_T1|Op[8]~33\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r2\(8),
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_T1|Op[8]~32\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[8]~33\,
	regout => \RF|r6\(8));

-- Location: LC_X4_Y5_N8
\RF|r2[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~59\ = (\Mux_T2|Op[8]~58\ & ((\RF|r6\(8)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_T2|Op[8]~58\ & (((N1_r2[8] & \Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r2\(8) = DFFEAS(\Mux_T2|Op[8]~59\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[8]~29\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(8),
	datab => \Mux_T2|Op[8]~58\,
	datac => \Mux_RF_D3|Op[8]~29\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~59\,
	regout => \RF|r2\(8));

-- Location: LC_X7_Y7_N2
\T1_reg|Op[8]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(8) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[8]~35_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[8]~33\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1424\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[8]~35_combout\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1424\,
	datad => \Mux_T1|Op[8]~33\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(8));

-- Location: LC_X4_Y5_N2
\inc|Op[8]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(8) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~35_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(8),
	datac => \inc|Add0~35_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(8));

-- Location: LC_X5_Y7_N2
\ALU_1|Op[8]~12\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[8]~12_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_B|Op[8]~17_combout\ $ (\Mux_ALU_A|Op[8]~8_combout\ $ (\ALU_1|c~22_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[8]~8_combout\)) # (!\Mux_ALU_B|Op[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9677",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~17_combout\,
	datab => \Mux_ALU_A|Op[8]~8_combout\,
	datac => \ALU_1|c~22_combout\,
	datad => \ALU_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[8]~12_combout\);

-- Location: LC_X5_Y5_N2
\ALU_1|Op[8]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(8) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[8]~12_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[8]~12_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(8));

-- Location: LC_X5_Y5_N3
\T3_reg|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~28\ = ((\select_Mux_RF_D3~combout\(0) & ((\ALU_1|Op\(8)))) # (!\select_Mux_RF_D3~combout\(0) & (E4_Op[8])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(8),
	datad => \ALU_1|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~28\,
	regout => \T3_reg|Op\(8));

-- Location: LC_X4_Y5_N0
\Mux_T2|Op[8]~60\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~60_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[8]~57\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[8]~59\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \Mux_T2|Op[8]~57\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Mux_T2|Op[8]~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~60_combout\);

-- Location: LC_X5_Y5_N1
\Mux_T2|Op[8]~61\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[8]~61_combout\ = (\Mux_T2|Op[8]~60_combout\ & ((\ALU_1|Op\(8)) # ((!\T2_reg|Op[1]~2_combout\)))) # (!\Mux_T2|Op[8]~60_combout\ & (((\T2_reg|Op[1]~2_combout\ & \Memory_1|mem~1424\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[8]~60_combout\,
	datab => \ALU_1|Op\(8),
	datac => \T2_reg|Op[1]~2_combout\,
	datad => \Memory_1|mem~1424\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[8]~61_combout\);

-- Location: LC_X5_Y5_N0
\T2_reg|Op[8]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(8) = DFFEAS(((\Mux_T2|Op[8]~61_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[8]~61_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(8));

-- Location: LC_X16_Y5_N3
\Memory_1|mem~1039\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1039_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1039_regout\);

-- Location: LC_X18_Y5_N4
\Memory_1|mem~847\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~847_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~847_regout\);

-- Location: LC_X15_Y5_N9
\Memory_1|mem~975\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1421\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L953Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~847_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~847_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1421\,
	regout => \Memory_1|mem~975_regout\);

-- Location: LC_X15_Y5_N0
\Memory_1|mem~911\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1422\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1421\ & (\Memory_1|mem~1039_regout\)) # (!\Memory_1|mem~1421\ & ((F1L889Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1421\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1039_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1421\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1422\,
	regout => \Memory_1|mem~911_regout\);

-- Location: LC_X19_Y7_N0
\Memory_1|mem~1007\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1007_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1007_regout\);

-- Location: LC_X20_Y8_N0
\Memory_1|mem~815\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~815_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~815_regout\);

-- Location: LC_X19_Y8_N6
\Memory_1|mem~943\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1414\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L921Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~815_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~815_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1414\,
	regout => \Memory_1|mem~943_regout\);

-- Location: LC_X19_Y8_N7
\Memory_1|mem~879\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1415\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1414\ & (\Memory_1|mem~1007_regout\)) # (!\Memory_1|mem~1414\ & ((F1L857Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1414\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1007_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1414\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1415\,
	regout => \Memory_1|mem~879_regout\);

-- Location: LC_X20_Y9_N8
\Memory_1|mem~1023\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1023_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1023_regout\);

-- Location: LC_X20_Y8_N9
\Memory_1|mem~831\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~831_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~831_regout\);

-- Location: LC_X15_Y8_N9
\Memory_1|mem~895\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1416\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L873Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~831_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~831_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1416\,
	regout => \Memory_1|mem~895_regout\);

-- Location: LC_X12_Y5_N4
\Memory_1|mem~959\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1417\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1416\ & (\Memory_1|mem~1023_regout\)) # (!\Memory_1|mem~1416\ & ((F1L937Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1416\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1023_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1416\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1417\,
	regout => \Memory_1|mem~959_regout\);

-- Location: LC_X14_Y2_N9
\Memory_1|mem~991\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~991_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[8]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~991_regout\);

-- Location: LC_X18_Y6_N8
\Memory_1|mem~799\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~799_regout\ = DFFEAS((((\Mux_Mem_D|Op[8]~8\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[8]~8\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~799_regout\);

-- Location: LC_X17_Y8_N6
\Memory_1|mem~863\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1418\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L841Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~799_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~799_regout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1418\,
	regout => \Memory_1|mem~863_regout\);

-- Location: LC_X12_Y5_N5
\Memory_1|mem~927\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1419\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1418\ & (\Memory_1|mem~991_regout\)) # (!\Memory_1|mem~1418\ & ((F1L905Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1418\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~991_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[8]~8\,
	datad => \Memory_1|mem~1418\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1419\,
	regout => \Memory_1|mem~927_regout\);

-- Location: LC_X12_Y5_N6
\Memory_1|mem~1420\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1420_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1417\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1419\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1417\,
	datad => \Memory_1|mem~1419\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1420_combout\);

-- Location: LC_X12_Y5_N7
\Memory_1|mem~1423\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1423_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1420_combout\ & (\Memory_1|mem~1422\)) # (!\Memory_1|mem~1420_combout\ & ((\Memory_1|mem~1415\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1422\,
	datac => \Memory_1|mem~1415\,
	datad => \Memory_1|mem~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1423_combout\);

-- Location: LC_X3_Y9_N9
\Mux_RF_A2|Op[2]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A2|Op[2]~0_combout\ = ((\select_Mux_RF_A2~combout\ & (\dec~combout\(2))) # (!\select_Mux_RF_A2~combout\ & ((\IR|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \dec~combout\(2),
	datac => \IR|Op\(8),
	datad => \select_Mux_RF_A2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A2|Op[2]~0_combout\);

-- Location: LC_X1_Y9_N5
\inc|Op[0]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(0) = ((GLOBAL(\wr_inc~combout\) & (!\T1_reg|Op\(0))) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(0),
	datac => \inc|Op\(0),
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(0));

-- Location: LC_X1_Y9_N6
\RF|r5[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[0]~6\ = (\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[6]~0_combout\ & ((\inc|Op\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[0]~5\) # ((\Mux_RF_D3|Op[6]~0_combout\ & \inc|Op\(0)))))
-- \RF|r5\(0) = DFFEAS(\Mux_RF_D3|Op[0]~6\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \Mux_RF_D3|Op[6]~0_combout\,
	datac => \Mux_RF_D3|Op[0]~5\,
	datad => \inc|Op\(0),
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[0]~6\,
	regout => \RF|r5\(0));

-- Location: LC_X1_Y10_N8
\RF|r3[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~7\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[0]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(0) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(0) = DFFEAS(\Mux_T2|Op[0]~7\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(0),
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~7\,
	regout => \RF|r3\(0));

-- Location: LC_X1_Y7_N3
\RF|r1[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[0]~6\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(0))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[0])))))
-- \RF|r1\(0) = DFFEAS(\Mux_T1|Op[0]~6\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(0),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[0]~6\,
	regout => \RF|r1\(0));

-- Location: LC_X1_Y10_N9
\RF|r7[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~8\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[0]~7\ & ((N1_r7[0]))) # (!\Mux_T2|Op[0]~7\ & (\RF|r5\(0))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[0]~7\))))
-- \RF|r7\(0) = DFFEAS(\Mux_T2|Op[0]~8\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(0),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \Mux_T2|Op[0]~7\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~8\,
	regout => \RF|r7\(0));

-- Location: LC_X2_Y9_N3
\RF|r4[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~9\ = (\Mux_RF_A2|Op[1]~1_combout\ & (\Mux_RF_A2|Op[2]~0_combout\)) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & (N1_r4[0])) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\RF|r0\(0))))))
-- \RF|r4\(0) = DFFEAS(\Mux_T2|Op[0]~9\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \RF|r0\(0),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~9\,
	regout => \RF|r4\(0));

-- Location: LC_X2_Y9_N8
\RF|r0[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[0]~4\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\) # ((\RF|r4\(0))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (!\Mux_RF_A1|Op[1]~1_combout\ & (N1_r0[0])))
-- \RF|r0\(0) = DFFEAS(\Mux_T1|Op[0]~4\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[2]~3_combout\,
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \RF|r4\(0),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[0]~4\,
	regout => \RF|r0\(0));

-- Location: LC_X2_Y10_N3
\RF|r2[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~10\ = (\Mux_T2|Op[0]~9\ & ((\RF|r6\(0)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_T2|Op[0]~9\ & (((N1_r2[0] & \Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r2\(0) = DFFEAS(\Mux_T2|Op[0]~10\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T2|Op[0]~9\,
	datab => \RF|r6\(0),
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~10\,
	regout => \RF|r2\(0));

-- Location: LC_X2_Y10_N2
\RF|r6[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[0]~5\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[0]~4\ & ((N1_r6[0]))) # (!\Mux_T1|Op[0]~4\ & (\RF|r2\(0))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[0]~4\))))
-- \RF|r6\(0) = DFFEAS(\Mux_T1|Op[0]~5\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[0]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(0),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[0]~6\,
	datad => \Mux_T1|Op[0]~4\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[0]~5\,
	regout => \RF|r6\(0));

-- Location: LC_X2_Y10_N0
\Mux_T2|Op[0]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~11_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[0]~8\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[0]~10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[0]~8\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[0]~10\,
	datad => \T2_reg|Op[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~11_combout\);

-- Location: LC_X6_Y6_N0
\ALU_1|Op[0]~19\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[0]~19_combout\ = (\Mux_ALU_A|Op[0]~2_combout\ & (!\Mux_ALU_B|Op[0]~4\)) # (!\Mux_ALU_A|Op[0]~2_combout\ & ((\Mux_ALU_B|Op[0]~4\) # ((\select_ALU~combout\(1)) # (!\select_ALU~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[0]~2_combout\,
	datab => \Mux_ALU_B|Op[0]~4\,
	datac => \select_ALU~combout\(0),
	datad => \select_ALU~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[0]~19_combout\);

-- Location: LC_X1_Y9_N2
\ALU_1|Op[0]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(0) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[0]~19_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op[0]~19_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(0));

-- Location: LC_X9_Y11_N7
\Mux_T2|Op[0]~12\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[0]~12_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[0]~11_combout\ & ((\ALU_1|Op\(0)))) # (!\Mux_T2|Op[0]~11_combout\ & (\Memory_1|mem~1088_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \Mux_T2|Op[0]~11_combout\,
	datac => \Memory_1|mem~1088_combout\,
	datad => \ALU_1|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[0]~12_combout\);

-- Location: LC_X9_Y11_N8
\T2_reg|Op[0]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(0) = DFFEAS(((\Mux_T2|Op[0]~12_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[0]~12_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(0));

-- Location: LC_X1_Y9_N4
\Mux_RF_D3|Op[0]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[0]~4_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(0)) # ((\select_Mux_RF_D3~combout\(1))))) # (!\select_Mux_RF_D3~combout\(0) & (((!\select_Mux_RF_D3~combout\(1) & \T1_reg|Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \T2_reg|Op\(0),
	datac => \select_Mux_RF_D3~combout\(1),
	datad => \T1_reg|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[0]~4_combout\);

-- Location: LC_X1_Y9_N7
\T3_reg|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[0]~5\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[0]~4_combout\ & ((\ALU_1|Op\(0)))) # (!\Mux_RF_D3|Op[0]~4_combout\ & (E4_Op[0])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[0]~4_combout\,
	datac => \inc|Op\(0),
	datad => \ALU_1|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[0]~5\,
	regout => \T3_reg|Op\(0));

-- Location: LC_X1_Y10_N0
\Mux_T1|Op[0]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[0]~7_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[0]~6\ & ((\RF|r7\(0)))) # (!\Mux_T1|Op[0]~6\ & (\RF|r5\(0))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[0]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(0),
	datab => \RF|r7\(0),
	datac => \Mux_RF_A1|Op[2]~3_combout\,
	datad => \Mux_T1|Op[0]~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[0]~7_combout\);

-- Location: LC_X8_Y11_N1
\T1_reg|Op[0]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(0) = DFFEAS(((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[0]~7_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & ((\Mux_T1|Op[0]~5\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1088_combout\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[0]~7_combout\,
	datab => \Mux_T1|Op[0]~5\,
	datac => \Memory_1|mem~1088_combout\,
	datad => \Mux_RF_A1|Op[0]~5_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(0));

-- Location: LC_X9_Y11_N5
\Mux_Mem_A|Op[0]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[0]~1_combout\ = ((\select_Mux_Mem_A~combout\ & ((\T2_reg|Op\(0)))) # (!\select_Mux_Mem_A~combout\ & (\T1_reg|Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_Mem_A~combout\,
	datac => \T1_reg|Op\(0),
	datad => \T2_reg|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[0]~1_combout\);

-- Location: LC_X8_Y8_N3
\inc|Add0~50\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~50_combout\ = \T1_reg|Op\(11) $ ((((!(!\inc|Add0~32\ & \inc|Add0~47\) # (\inc|Add0~32\ & \inc|Add0~47COUT1_83\)))))
-- \inc|Add0~52\ = CARRY((\T1_reg|Op\(11) & ((!\inc|Add0~47\))))
-- \inc|Add0~52COUT1_84\ = CARRY((\T1_reg|Op\(11) & ((!\inc|Add0~47COUT1_83\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(11),
	cin => \inc|Add0~32\,
	cin0 => \inc|Add0~47\,
	cin1 => \inc|Add0~47COUT1_83\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~50_combout\,
	cout0 => \inc|Add0~52\,
	cout1 => \inc|Add0~52COUT1_84\);

-- Location: LC_X6_Y9_N0
\inc|Op[11]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(11) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~50_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(11),
	datac => \inc|Add0~50_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(11));

-- Location: LC_X7_Y9_N1
\Mux_RF_D3|Op[11]~38\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~38_combout\ = (\select_Mux_RF_D3~combout\(2) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(0) & (\T2_reg|Op\(11))) # (!\select_Mux_RF_D3~combout\(0) & ((\T1_reg|Op\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(11),
	datab => \T1_reg|Op\(11),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \select_Mux_RF_D3~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~38_combout\);

-- Location: LC_X6_Y9_N2
\Mux_RF_D3|Op[11]~39\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~39_combout\ = (\Mux_RF_D3|Op[11]~38_combout\ & ((\inc|Op\(11)) # ((!\select_Mux_RF_D3~combout\(2))))) # (!\Mux_RF_D3|Op[11]~38_combout\ & (((\select_Mux_RF_D3~combout\(2) & \IR|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_D3|Op[11]~38_combout\,
	datab => \inc|Op\(11),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \IR|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~39_combout\);

-- Location: LC_X6_Y9_N3
\RF|r5[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~41\ = (\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[11]~40\ & (!\select_Mux_RF_D3~combout\(2)))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[11]~39_combout\))))
-- \RF|r5\(11) = DFFEAS(\Mux_RF_D3|Op[11]~41\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f20",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[11]~40\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \select_Mux_RF_D3~combout\(1),
	datad => \Mux_RF_D3|Op[11]~39_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~41\,
	regout => \RF|r5\(11));

-- Location: LC_X5_Y9_N1
\RF|r3[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~77\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((N1_r3[11]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(11)))))
-- \RF|r3\(11) = DFFEAS(\Mux_T2|Op[11]~77\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(11),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~77\,
	regout => \RF|r3\(11));

-- Location: LC_X5_Y9_N6
\RF|r1[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[11]~46\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(11)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[11] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(11) = DFFEAS(\Mux_T1|Op[11]~46\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(11),
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[11]~46\,
	regout => \RF|r1\(11));

-- Location: LC_X5_Y8_N0
\RF|r7[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~78\ = (\Mux_T2|Op[11]~77\ & (((N1_r7[11]) # (!\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_T2|Op[11]~77\ & (\RF|r5\(11) & ((\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r7\(11) = DFFEAS(\Mux_T2|Op[11]~78\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(11),
	datab => \Mux_T2|Op[11]~77\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~78\,
	regout => \RF|r7\(11));

-- Location: LC_X18_Y13_N6
\Memory_1|mem~658\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~658_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~658_regout\);

-- Location: LC_X13_Y13_N7
\Memory_1|mem~610\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~610_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~610_regout\);

-- Location: LC_X11_Y13_N5
\Memory_1|mem~626\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1519\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L604Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~610_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~610_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1519\,
	regout => \Memory_1|mem~626_regout\);

-- Location: LC_X11_Y13_N6
\Memory_1|mem~642\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1520\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1519\ & (\Memory_1|mem~658_regout\)) # (!\Memory_1|mem~1519\ & ((F1L620Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1519\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~658_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1519\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1520\,
	regout => \Memory_1|mem~642_regout\);

-- Location: LC_X17_Y13_N0
\Memory_1|mem~786\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~786_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~786_regout\);

-- Location: LC_X18_Y7_N2
\Memory_1|mem~738\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~738_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~738_regout\);

-- Location: LC_X17_Y11_N4
\Memory_1|mem~754\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1526\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L732Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~738_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~738_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1526\,
	regout => \Memory_1|mem~754_regout\);

-- Location: LC_X17_Y11_N5
\Memory_1|mem~770\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1527\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1526\ & (\Memory_1|mem~786_regout\)) # (!\Memory_1|mem~1526\ & ((F1L748Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1526\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~786_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1526\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1527\,
	regout => \Memory_1|mem~770_regout\);

-- Location: LC_X17_Y13_N3
\Memory_1|mem~594\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~594_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~594_regout\);

-- Location: LC_X15_Y13_N3
\Memory_1|mem~546\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~546_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~546_regout\);

-- Location: LC_X10_Y13_N6
\Memory_1|mem~578\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1523\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L556Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~546_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~546_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1523\,
	regout => \Memory_1|mem~578_regout\);

-- Location: LC_X10_Y13_N7
\Memory_1|mem~562\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1524\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1523\ & (\Memory_1|mem~594_regout\)) # (!\Memory_1|mem~1523\ & ((F1L540Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1523\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~594_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1523\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1524\,
	regout => \Memory_1|mem~562_regout\);

-- Location: LC_X17_Y12_N5
\Memory_1|mem~722\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~722_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~722_regout\);

-- Location: LC_X15_Y12_N2
\Memory_1|mem~674\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~674_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~674_regout\);

-- Location: LC_X14_Y11_N1
\Memory_1|mem~706\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1521\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L684Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~674_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~674_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1521\,
	regout => \Memory_1|mem~706_regout\);

-- Location: LC_X14_Y11_N2
\Memory_1|mem~690\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1522\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1521\ & (\Memory_1|mem~722_regout\)) # (!\Memory_1|mem~1521\ & ((F1L668Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1521\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~722_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1521\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1522\,
	regout => \Memory_1|mem~690_regout\);

-- Location: LC_X10_Y9_N8
\Memory_1|mem~1525\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1525_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\) # (\Memory_1|mem~1522\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1524\ & (!\Mux_Mem_A|Op[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1524\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1522\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1525_combout\);

-- Location: LC_X10_Y9_N0
\Memory_1|mem~1528\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1528_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1525_combout\ & ((\Memory_1|mem~1527\))) # (!\Memory_1|mem~1525_combout\ & (\Memory_1|mem~1520\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1520\,
	datac => \Memory_1|mem~1527\,
	datad => \Memory_1|mem~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1528_combout\);

-- Location: LC_X19_Y5_N2
\Memory_1|mem~210\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~210_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~210_regout\);

-- Location: LC_X15_Y3_N1
\Memory_1|mem~162\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~162_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~162_regout\);

-- Location: LC_X14_Y7_N7
\Memory_1|mem~178\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1529\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L156Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~162_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~162_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1529\,
	regout => \Memory_1|mem~178_regout\);

-- Location: LC_X14_Y7_N4
\Memory_1|mem~194\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1530\ = (\Memory_1|mem~1529\ & ((\Memory_1|mem~210_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1529\ & (((F1L172Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~210_regout\,
	datab => \Memory_1|mem~1529\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1530\,
	regout => \Memory_1|mem~194_regout\);

-- Location: LC_X5_Y4_N0
\Memory_1|mem~274\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~274_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~274_regout\);

-- Location: LC_X6_Y4_N4
\Memory_1|mem~226\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~226_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~226_regout\);

-- Location: LC_X9_Y4_N1
\Memory_1|mem~258\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1536\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L236Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~226_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~226_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1536\,
	regout => \Memory_1|mem~258_regout\);

-- Location: LC_X9_Y4_N5
\Memory_1|mem~242\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1537\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1536\ & (\Memory_1|mem~274_regout\)) # (!\Memory_1|mem~1536\ & ((F1L220Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1536\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~274_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1536\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1537\,
	regout => \Memory_1|mem~242_regout\);

-- Location: LC_X12_Y10_N4
\Memory_1|mem~146\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~146_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~146_regout\);

-- Location: LC_X6_Y12_N1
\Memory_1|mem~98\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~98_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~98_regout\);

-- Location: LC_X10_Y12_N1
\Memory_1|mem~130\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1531\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L108Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~98_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~98_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1531\,
	regout => \Memory_1|mem~130_regout\);

-- Location: LC_X10_Y12_N2
\Memory_1|mem~114\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1532\ = (\Memory_1|mem~1531\ & ((\Memory_1|mem~146_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1531\ & (((F1L92Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~146_regout\,
	datab => \Memory_1|mem~1531\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1532\,
	regout => \Memory_1|mem~114_regout\);

-- Location: LC_X6_Y13_N7
\Memory_1|mem~82\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~82_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~82_regout\);

-- Location: LC_X15_Y10_N3
\Memory_1|mem~34\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~34_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~34_regout\);

-- Location: LC_X6_Y11_N6
\Memory_1|mem~50\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1533\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L28Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~34_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~34_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1533\,
	regout => \Memory_1|mem~50_regout\);

-- Location: LC_X6_Y11_N7
\Memory_1|mem~66\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1534\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1533\ & (\Memory_1|mem~82_regout\)) # (!\Memory_1|mem~1533\ & ((F1L44Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1533\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~82_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1533\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1534\,
	regout => \Memory_1|mem~66_regout\);

-- Location: LC_X10_Y9_N9
\Memory_1|mem~1535\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1535_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((\Memory_1|mem~1532\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1534\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1532\,
	datad => \Memory_1|mem~1534\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1535_combout\);

-- Location: LC_X10_Y9_N1
\Memory_1|mem~1538\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1538_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1535_combout\ & ((\Memory_1|mem~1537\))) # (!\Memory_1|mem~1535_combout\ & (\Memory_1|mem~1530\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1530\,
	datac => \Memory_1|mem~1537\,
	datad => \Memory_1|mem~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1538_combout\);

-- Location: LC_X9_Y9_N7
\Memory_1|mem~1539\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1539_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\) # ((\Memory_1|mem~1528_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1528_combout\,
	datad => \Memory_1|mem~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1539_combout\);

-- Location: LC_X18_Y5_N5
\Memory_1|mem~530\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~530_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~530_regout\);

-- Location: LC_X15_Y3_N8
\Memory_1|mem~338\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~338_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~338_regout\);

-- Location: LC_X15_Y6_N8
\Memory_1|mem~402\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1516\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L380Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~338_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~338_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1516\,
	regout => \Memory_1|mem~402_regout\);

-- Location: LC_X15_Y6_N6
\Memory_1|mem~466\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1517\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1516\ & (\Memory_1|mem~530_regout\)) # (!\Memory_1|mem~1516\ & ((F1L444Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1516\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~530_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1516\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1517\,
	regout => \Memory_1|mem~466_regout\);

-- Location: LC_X11_Y7_N1
\Memory_1|mem~498\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~498_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~498_regout\);

-- Location: LC_X14_Y9_N3
\Memory_1|mem~306\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~306_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~306_regout\);

-- Location: LC_X13_Y8_N4
\Memory_1|mem~370\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1511\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L348Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~306_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~306_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1511\,
	regout => \Memory_1|mem~370_regout\);

-- Location: LC_X13_Y8_N1
\Memory_1|mem~434\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1512\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1511\ & (\Memory_1|mem~498_regout\)) # (!\Memory_1|mem~1511\ & ((F1L412Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1511\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~498_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1511\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1512\,
	regout => \Memory_1|mem~434_regout\);

-- Location: LC_X10_Y5_N7
\Memory_1|mem~482\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~482_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~482_regout\);

-- Location: LC_X15_Y10_N8
\Memory_1|mem~290\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~290_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~290_regout\);

-- Location: LC_X14_Y5_N8
\Memory_1|mem~418\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1513\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L396Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~290_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~290_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1513\,
	regout => \Memory_1|mem~418_regout\);

-- Location: LC_X14_Y5_N3
\Memory_1|mem~354\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1514\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1513\ & (\Memory_1|mem~482_regout\)) # (!\Memory_1|mem~1513\ & ((F1L332Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1513\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~482_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1513\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1514\,
	regout => \Memory_1|mem~354_regout\);

-- Location: LC_X14_Y5_N6
\Memory_1|mem~1515\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1515_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1512\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1514\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1512\,
	datad => \Memory_1|mem~1514\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1515_combout\);

-- Location: LC_X11_Y5_N6
\Memory_1|mem~514\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~514_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~514_regout\);

-- Location: LC_X7_Y9_N2
\Memory_1|mem~322\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[11]~11\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(11)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(11))))
-- \Memory_1|mem~322_regout\ = DFFEAS(\Mux_Mem_D|Op[11]~11\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \T1_reg|Op\(11),
	datac => \T2_reg|Op\(11),
	datad => \select_Mux_Mem_D~combout\,
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[11]~11\,
	regout => \Memory_1|mem~322_regout\);

-- Location: LC_X7_Y9_N3
\Memory_1|mem~450\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1509\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L428Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~322_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~322_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1509\,
	regout => \Memory_1|mem~450_regout\);

-- Location: LC_X11_Y5_N4
\Memory_1|mem~386\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1510\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1509\ & (\Memory_1|mem~514_regout\)) # (!\Memory_1|mem~1509\ & ((F1L364Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1509\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~514_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1509\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1510\,
	regout => \Memory_1|mem~386_regout\);

-- Location: LC_X14_Y5_N7
\Memory_1|mem~1518\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1518_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1515_combout\ & (\Memory_1|mem~1517\)) # (!\Memory_1|mem~1515_combout\ & ((\Memory_1|mem~1510\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1517\,
	datac => \Memory_1|mem~1515_combout\,
	datad => \Memory_1|mem~1510\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1518_combout\);

-- Location: LC_X9_Y9_N6
\IR|Op[11]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1550\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1539_combout\ & (\Memory_1|mem~1549_combout\)) # (!\Memory_1|mem~1539_combout\ & ((\Memory_1|mem~1518_combout\))))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (((\Memory_1|mem~1539_combout\))))
-- \IR|Op\(11) = DFFEAS(\Memory_1|mem~1550\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1549_combout\,
	datac => \Memory_1|mem~1539_combout\,
	datad => \Memory_1|mem~1518_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1550\,
	regout => \IR|Op\(11));

-- Location: LC_X5_Y6_N7
\RF|r4[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~79\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[11]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(11)))))
-- \RF|r4\(11) = DFFEAS(\Mux_T2|Op[11]~79\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(11),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~79\,
	regout => \RF|r4\(11));

-- Location: LC_X5_Y6_N6
\RF|r0[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[11]~44\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\RF|r4\(11)) # ((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((N1_r0[11] & !\Mux_RF_A1|Op[1]~1_combout\))))
-- \RF|r0\(11) = DFFEAS(\Mux_T1|Op[11]~44\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(11),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[11]~44\,
	regout => \RF|r0\(11));

-- Location: LC_X6_Y6_N1
\RF|r2[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~80\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[11]~79\ & (\RF|r6\(11))) # (!\Mux_T2|Op[11]~79\ & ((N1_r2[11]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[11]~79\))))
-- \RF|r2\(11) = DFFEAS(\Mux_T2|Op[11]~80\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(11),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_T2|Op[11]~79\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~80\,
	regout => \RF|r2\(11));

-- Location: LC_X5_Y7_N1
\RF|r6[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[11]~45\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[11]~44\ & ((N1_r6[11]))) # (!\Mux_T1|Op[11]~44\ & (\RF|r2\(11))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[11]~44\))))
-- \RF|r6\(11) = DFFEAS(\Mux_T1|Op[11]~45\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[11]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(11),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[11]~41\,
	datad => \Mux_T1|Op[11]~44\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[11]~45\,
	regout => \RF|r6\(11));

-- Location: LC_X9_Y9_N2
\Mux_T2|Op[11]~81\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~81_combout\ = (\T2_reg|Op[1]~1_combout\ & (\T2_reg|Op[1]~2_combout\)) # (!\T2_reg|Op[1]~1_combout\ & ((\T2_reg|Op[1]~2_combout\ & (\Memory_1|mem~1550\)) # (!\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[11]~80\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Memory_1|mem~1550\,
	datad => \Mux_T2|Op[11]~80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~81_combout\);

-- Location: LC_X9_Y9_N3
\Mux_T2|Op[11]~82\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[11]~82_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[11]~81_combout\ & (\ALU_1|Op\(11))) # (!\Mux_T2|Op[11]~81_combout\ & ((\Mux_T2|Op[11]~78\))))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[11]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \ALU_1|Op\(11),
	datac => \Mux_T2|Op[11]~78\,
	datad => \Mux_T2|Op[11]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[11]~82_combout\);

-- Location: LC_X9_Y9_N4
\T2_reg|Op[11]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(11) = DFFEAS(((\Mux_T2|Op[11]~82_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[11]~82_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(11));

-- Location: LC_X5_Y11_N8
\Mux_ALU_B|Op[11]~22\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[11]~22_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(10))))) # (!\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datac => \T2_reg|Op\(10),
	datad => \T2_reg|Op\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[11]~22_combout\);

-- Location: LC_X3_Y11_N8
\Mux_ALU_B|Op[11]~23\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[11]~23_combout\ = ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[11]~22_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[11]~23_combout\);

-- Location: LC_X7_Y10_N4
\ALU_1|c~25\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~25_combout\ = ((\Mux_ALU_A|Op[10]~10_combout\ & ((\Mux_ALU_B|Op[10]~21_combout\) # (\ALU_1|c~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[10]~21_combout\,
	datac => \Mux_ALU_A|Op[10]~10_combout\,
	datad => \ALU_1|c~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~25_combout\);

-- Location: LC_X8_Y11_N7
\Mux_ALU_A|Op[11]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[11]~11_combout\ = ((\select_Mux_ALU_A~combout\ & ((\T2_reg|Op\(11)))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(11),
	datac => \T2_reg|Op\(11),
	datad => \select_Mux_ALU_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[11]~11_combout\);

-- Location: LC_X7_Y10_N7
\ALU_1|c~33\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~33_combout\ = (\ALU_1|c~24_combout\ & ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~15_combout\,
	datab => \Mux_ALU_B|Op[10]~20_combout\,
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \ALU_1|c~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~33_combout\);

-- Location: LC_X6_Y10_N9
\ALU_1|sum~10\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~10_combout\ = \Mux_ALU_B|Op[11]~23_combout\ $ (\Mux_ALU_A|Op[11]~11_combout\ $ (((\ALU_1|c~25_combout\) # (\ALU_1|c~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a596",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[11]~23_combout\,
	datab => \ALU_1|c~25_combout\,
	datac => \Mux_ALU_A|Op[11]~11_combout\,
	datad => \ALU_1|c~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~10_combout\);

-- Location: LC_X6_Y9_N1
\ALU_1|Op[11]~15\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[11]~15_combout\ = (\ALU_1|Equal2~0_combout\ & (\ALU_1|sum~10_combout\)) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[11]~11_combout\) # (!\Mux_ALU_B|Op[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8ddd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \ALU_1|sum~10_combout\,
	datac => \Mux_ALU_B|Op[11]~23_combout\,
	datad => \Mux_ALU_A|Op[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[11]~15_combout\);

-- Location: LC_X6_Y9_N7
\ALU_1|Op[11]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(11) = (GLOBAL(\ALU_1|zero~24_combout\) & (((\ALU_1|Op[11]~15_combout\)))) # (!GLOBAL(\ALU_1|zero~24_combout\) & (((\ALU_1|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~24_combout\,
	datac => \ALU_1|Op\(11),
	datad => \ALU_1|Op[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(11));

-- Location: LC_X6_Y9_N8
\T3_reg|Op[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~40\ = (\select_Mux_RF_D3~combout\(0) & (((\ALU_1|Op\(11))))) # (!\select_Mux_RF_D3~combout\(0) & (((E4_Op[11]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(11),
	datad => \ALU_1|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~40\,
	regout => \T3_reg|Op\(11));

-- Location: LC_X5_Y9_N9
\Mux_T1|Op[11]~47\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[11]~47_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[11]~46\ & (\RF|r7\(11))) # (!\Mux_T1|Op[11]~46\ & ((\RF|r5\(11)))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[11]~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r7\(11),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \RF|r5\(11),
	datad => \Mux_T1|Op[11]~46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[11]~47_combout\);

-- Location: LC_X8_Y11_N0
\T1_reg|Op[11]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(11) = DFFEAS(((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[11]~47_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & ((\Mux_T1|Op[11]~45\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1550\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[11]~47_combout\,
	datab => \Mux_T1|Op[11]~45\,
	datac => \Memory_1|mem~1550\,
	datad => \Mux_RF_A1|Op[0]~5_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(11));

-- Location: LC_X16_Y5_N9
\Memory_1|mem~1042\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1042_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1042_regout\);

-- Location: LC_X18_Y5_N6
\Memory_1|mem~850\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~850_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~850_regout\);

-- Location: LC_X17_Y5_N1
\Memory_1|mem~978\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1547\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L956Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~850_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~850_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1547\,
	regout => \Memory_1|mem~978_regout\);

-- Location: LC_X17_Y5_N2
\Memory_1|mem~914\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1548\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1547\ & (\Memory_1|mem~1042_regout\)) # (!\Memory_1|mem~1547\ & ((F1L892Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1547\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1042_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1547\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1548\,
	regout => \Memory_1|mem~914_regout\);

-- Location: LC_X19_Y7_N5
\Memory_1|mem~1010\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1010_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1010_regout\);

-- Location: LC_X19_Y7_N2
\Memory_1|mem~818\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~818_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~818_regout\);

-- Location: LC_X19_Y8_N2
\Memory_1|mem~946\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1540\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L924Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~818_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~818_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1540\,
	regout => \Memory_1|mem~946_regout\);

-- Location: LC_X19_Y8_N3
\Memory_1|mem~882\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1541\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1540\ & (\Memory_1|mem~1010_regout\)) # (!\Memory_1|mem~1540\ & ((F1L860Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1540\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1010_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1540\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1541\,
	regout => \Memory_1|mem~882_regout\);

-- Location: LC_X18_Y12_N9
\Memory_1|mem~1026\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1026_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1026_regout\);

-- Location: LC_X19_Y9_N4
\Memory_1|mem~834\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~834_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~834_regout\);

-- Location: LC_X16_Y9_N1
\Memory_1|mem~898\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1542\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L876Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~834_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~834_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1542\,
	regout => \Memory_1|mem~898_regout\);

-- Location: LC_X16_Y9_N5
\Memory_1|mem~962\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1543\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1542\ & (\Memory_1|mem~1026_regout\)) # (!\Memory_1|mem~1542\ & ((F1L940Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1542\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1026_regout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1542\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1543\,
	regout => \Memory_1|mem~962_regout\);

-- Location: LC_X19_Y9_N1
\Memory_1|mem~994\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~994_regout\ = DFFEAS((((\Mux_Mem_D|Op[11]~11\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~994_regout\);

-- Location: LC_X19_Y5_N4
\Memory_1|mem~802\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~802_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[11]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~802_regout\);

-- Location: LC_X18_Y9_N5
\Memory_1|mem~866\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1544\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((F1L844Q))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~802_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~802_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1544\,
	regout => \Memory_1|mem~866_regout\);

-- Location: LC_X18_Y9_N6
\Memory_1|mem~930\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1545\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1544\ & (\Memory_1|mem~994_regout\)) # (!\Memory_1|mem~1544\ & ((F1L908Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1544\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~994_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[11]~11\,
	datad => \Memory_1|mem~1544\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1545\,
	regout => \Memory_1|mem~930_regout\);

-- Location: LC_X18_Y9_N7
\Memory_1|mem~1546\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1546_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1543\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1545\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1543\,
	datad => \Memory_1|mem~1545\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1546_combout\);

-- Location: LC_X18_Y9_N8
\Memory_1|mem~1549\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1549_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1546_combout\ & (\Memory_1|mem~1548\)) # (!\Memory_1|mem~1546_combout\ & ((\Memory_1|mem~1541\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1548\,
	datac => \Memory_1|mem~1541\,
	datad => \Memory_1|mem~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1549_combout\);

-- Location: LC_X5_Y5_N9
\Mux_RF_A1|Op[2]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[2]~2_combout\ = (\select_Mux_RF_A1~combout\(0) & (\dec~combout\(2) & (\select_Mux_RF_A1~combout\(1)))) # (!\select_Mux_RF_A1~combout\(0) & (((\IR|Op\(8)) # (!\select_Mux_RF_A1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b383",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dec~combout\(2),
	datab => \select_Mux_RF_A1~combout\(0),
	datac => \select_Mux_RF_A1~combout\(1),
	datad => \IR|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[2]~2_combout\);

-- Location: LC_X5_Y5_N8
\Mux_RF_A1|Op[2]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[2]~3_combout\ = ((\Mux_RF_A1|Op[2]~2_combout\) # ((!\select_Mux_RF_A1~combout\(1) & \IR|Op\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A1~combout\(1),
	datac => \IR|Op\(11),
	datad => \Mux_RF_A1|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[2]~3_combout\);

-- Location: LC_X1_Y9_N0
\inc|Op[1]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(1) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~0_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Op\(1),
	datac => \inc|Add0~0_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(1));

-- Location: LC_X1_Y9_N1
\RF|r5[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[1]~3\ = (\Mux_RF_D3|Op[1]~2\ & (((\Mux_RF_D3|Op[6]~0_combout\ & \inc|Op\(1))) # (!\select_Mux_RF_D3~combout\(2)))) # (!\Mux_RF_D3|Op[1]~2\ & (\Mux_RF_D3|Op[6]~0_combout\ & ((\inc|Op\(1)))))
-- \RF|r5\(1) = DFFEAS(\Mux_RF_D3|Op[1]~3\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce0a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[1]~2\,
	datab => \Mux_RF_D3|Op[6]~0_combout\,
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \inc|Op\(1),
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[1]~3\,
	regout => \RF|r5\(1));

-- Location: LC_X5_Y9_N7
\RF|r1[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[1]~2\ = (\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\ & (\RF|r3\(1))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((N1_r1[1])))))
-- \RF|r1\(1) = DFFEAS(\Mux_T1|Op[1]~2\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(1),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[1]~2\,
	regout => \RF|r1\(1));

-- Location: LC_X5_Y9_N4
\RF|r3[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~0\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((N1_r3[1]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(1)))))
-- \RF|r3\(1) = DFFEAS(\Mux_T2|Op[1]~0\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0_combout\,
	datab => \RF|r1\(1),
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~0\,
	regout => \RF|r3\(1));

-- Location: LC_X1_Y7_N6
\RF|r7[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~1\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[1]~0\ & ((N1_r7[1]))) # (!\Mux_T2|Op[1]~0\ & (\RF|r5\(1))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[1]~0\))))
-- \RF|r7\(1) = DFFEAS(\Mux_T2|Op[1]~1\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(1),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_T2|Op[1]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~1\,
	regout => \RF|r7\(1));

-- Location: LC_X5_Y9_N8
\Mux_T1|Op[1]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[1]~3_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[1]~2\ & ((\RF|r7\(1)))) # (!\Mux_T1|Op[1]~2\ & (\RF|r5\(1))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(1),
	datab => \Mux_RF_A1|Op[2]~3_combout\,
	datac => \Mux_T1|Op[1]~2\,
	datad => \RF|r7\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[1]~3_combout\);

-- Location: LC_X2_Y9_N4
\RF|r0[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[1]~0\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(1))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[1])))))
-- \RF|r0\(1) = DFFEAS(\Mux_T1|Op[1]~0\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(1),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[1]~0\,
	regout => \RF|r0\(1));

-- Location: LC_X2_Y9_N0
\RF|r4[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~2\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((N1_r4[1]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(1) & ((!\Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r4\(1) = DFFEAS(\Mux_T2|Op[1]~2\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(1),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~2\,
	regout => \RF|r4\(1));

-- Location: LC_X2_Y10_N9
\RF|r6[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[1]~1\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[1]~0\ & ((N1_r6[1]))) # (!\Mux_T1|Op[1]~0\ & (\RF|r2\(1))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[1]~0\))))
-- \RF|r6\(1) = DFFEAS(\Mux_T1|Op[1]~1\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(1),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_T1|Op[1]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[1]~1\,
	regout => \RF|r6\(1));

-- Location: LC_X2_Y10_N4
\RF|r2[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~3\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[1]~2\ & (\RF|r6\(1))) # (!\Mux_T2|Op[1]~2\ & ((N1_r2[1]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[1]~2\))))
-- \RF|r2\(1) = DFFEAS(\Mux_T2|Op[1]~3\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[1]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(1),
	datac => \Mux_RF_D3|Op[1]~3\,
	datad => \Mux_T2|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~3\,
	regout => \RF|r2\(1));

-- Location: LC_X8_Y11_N3
\T1_reg|Op[1]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(1) = DFFEAS(((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[1]~3_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & ((\Mux_T1|Op[1]~1\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1130_combout\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[1]~3_combout\,
	datab => \Mux_T1|Op[1]~1\,
	datac => \Memory_1|mem~1130_combout\,
	datad => \Mux_RF_A1|Op[0]~5_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(1));

-- Location: LC_X7_Y9_N9
\Mux_RF_D3|Op[1]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[1]~1_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((\T2_reg|Op\(1))))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & (\T1_reg|Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \T1_reg|Op\(1),
	datad => \T2_reg|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[1]~1_combout\);

-- Location: LC_X2_Y11_N5
\ALU_1|c~36\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~36_combout\ = ((\select_Mux_ALU_A~combout\ & (!\T2_reg|Op\(0))) # (!\select_Mux_ALU_A~combout\ & ((!\T1_reg|Op\(0))))) # (!\Mux_ALU_B|Op[0]~4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \T2_reg|Op\(0),
	datac => \Mux_ALU_B|Op[0]~4\,
	datad => \T1_reg|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~36_combout\);

-- Location: LC_X4_Y8_N6
\ALU_1|Op[1]~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[1]~6_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_B|Op[1]~6_combout\ $ (\Mux_ALU_A|Op[1]~3_combout\ $ (!\ALU_1|c~36_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[1]~3_combout\)) # (!\Mux_ALU_B|Op[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5b97",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[1]~6_combout\,
	datab => \ALU_1|Equal2~0_combout\,
	datac => \Mux_ALU_A|Op[1]~3_combout\,
	datad => \ALU_1|c~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[1]~6_combout\);

-- Location: LC_X1_Y9_N8
\ALU_1|Op[1]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(1) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[1]~6_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op[1]~6_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(1));

-- Location: LC_X1_Y9_N3
\T3_reg|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[1]~2\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[1]~1_combout\ & ((\ALU_1|Op\(1)))) # (!\Mux_RF_D3|Op[1]~1_combout\ & (E4_Op[1])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[1]~1_combout\,
	datac => \inc|Op\(1),
	datad => \ALU_1|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[1]~2\,
	regout => \T3_reg|Op\(1));

-- Location: LC_X9_Y11_N1
\Mux_T2|Op[1]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~4_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\) # ((\Memory_1|mem~1130_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & (!\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \Mux_T2|Op[1]~3\,
	datad => \Memory_1|mem~1130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~4_combout\);

-- Location: LC_X9_Y11_N2
\Mux_T2|Op[1]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[1]~5_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[1]~4_combout\ & ((\ALU_1|Op\(1)))) # (!\Mux_T2|Op[1]~4_combout\ & (\Mux_T2|Op[1]~1\)))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[1]~1\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \ALU_1|Op\(1),
	datad => \Mux_T2|Op[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[1]~5_combout\);

-- Location: LC_X9_Y11_N3
\T2_reg|Op[1]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(1) = DFFEAS(((\Mux_T2|Op[1]~5_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[1]~5_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(1));

-- Location: LC_X9_Y11_N9
\Mux_Mem_A|Op[1]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[1]~0_combout\ = ((\select_Mux_Mem_A~combout\ & (\T2_reg|Op\(1))) # (!\select_Mux_Mem_A~combout\ & ((\T1_reg|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(1),
	datac => \select_Mux_Mem_A~combout\,
	datad => \T1_reg|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[1]~0_combout\);

-- Location: LC_X16_Y4_N5
\Memory_1|mem~528\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~528_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~528_regout\);

-- Location: LC_X16_Y3_N7
\Memory_1|mem~336\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~336_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~336_regout\);

-- Location: LC_X16_Y6_N9
\Memory_1|mem~400\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1432\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L378Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~336_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~336_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1432\,
	regout => \Memory_1|mem~400_regout\);

-- Location: LC_X16_Y6_N6
\Memory_1|mem~464\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1433\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1432\ & (\Memory_1|mem~528_regout\)) # (!\Memory_1|mem~1432\ & ((F1L442Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1432\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~528_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1432\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1433\,
	regout => \Memory_1|mem~464_regout\);

-- Location: LC_X12_Y4_N1
\Memory_1|mem~512\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~512_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[9]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~512_regout\);

-- Location: LC_X7_Y9_N0
\Memory_1|mem~448\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1425\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L426Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~320_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~320_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1425\,
	regout => \Memory_1|mem~448_regout\);

-- Location: LC_X9_Y7_N7
\Memory_1|mem~384\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1426\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1425\ & (\Memory_1|mem~512_regout\)) # (!\Memory_1|mem~1425\ & ((F1L362Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1425\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~512_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1425\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1426\,
	regout => \Memory_1|mem~384_regout\);

-- Location: LC_X16_Y10_N0
\Memory_1|mem~304\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~304_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~304_regout\);

-- Location: LC_X13_Y8_N5
\Memory_1|mem~368\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1427\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L346Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~304_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~304_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1427\,
	regout => \Memory_1|mem~368_regout\);

-- Location: LC_X11_Y7_N4
\Memory_1|mem~496\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~496_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~496_regout\);

-- Location: LC_X13_Y8_N9
\Memory_1|mem~432\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1428\ = (\Memory_1|mem~1427\ & ((\Memory_1|mem~496_regout\) # ((!\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Memory_1|mem~1427\ & (((F1L410Q & \Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1427\,
	datab => \Memory_1|mem~496_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1428\,
	regout => \Memory_1|mem~432_regout\);

-- Location: LC_X10_Y5_N6
\Memory_1|mem~480\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~480_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~480_regout\);

-- Location: LC_X15_Y10_N7
\Memory_1|mem~288\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~288_regout\ = DFFEAS((((\Mux_Mem_D|Op[9]~9\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[9]~9\,
	aclr => GND,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~288_regout\);

-- Location: LC_X11_Y6_N3
\Memory_1|mem~416\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1429\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L394Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~288_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~288_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1429\,
	regout => \Memory_1|mem~416_regout\);

-- Location: LC_X11_Y6_N4
\Memory_1|mem~352\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1430\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1429\ & (\Memory_1|mem~480_regout\)) # (!\Memory_1|mem~1429\ & ((F1L330Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1429\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~480_regout\,
	datac => \Mux_Mem_D|Op[9]~9\,
	datad => \Memory_1|mem~1429\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1430\,
	regout => \Memory_1|mem~352_regout\);

-- Location: LC_X9_Y7_N9
\Memory_1|mem~1431\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1431_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1428\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1430\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1428\,
	datad => \Memory_1|mem~1430\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1431_combout\);

-- Location: LC_X9_Y7_N2
\Memory_1|mem~1434\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1434_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1431_combout\ & (\Memory_1|mem~1433\)) # (!\Memory_1|mem~1431_combout\ & ((\Memory_1|mem~1426\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1433\,
	datac => \Memory_1|mem~1426\,
	datad => \Memory_1|mem~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1434_combout\);

-- Location: LC_X1_Y10_N3
\Mux_RF_A1|Op[0]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[0]~5_combout\ = (\Mux_RF_A1|Op[0]~4_combout\) # ((!\select_Mux_RF_A1~combout\(1) & (\IR|Op\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dcdc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_A1~combout\(1),
	datab => \Mux_RF_A1|Op[0]~4_combout\,
	datac => \IR|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[0]~5_combout\);

-- Location: LC_X3_Y8_N3
\inc|Op[2]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(2) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~5_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inc|Op\(2),
	datac => \inc|Add0~5_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(2));

-- Location: LC_X3_Y8_N4
\RF|r5[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[2]~9\ = (\Mux_RF_D3|Op[6]~0_combout\ & ((\inc|Op\(2)) # ((!\select_Mux_RF_D3~combout\(2) & \Mux_RF_D3|Op[2]~8\)))) # (!\Mux_RF_D3|Op[6]~0_combout\ & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[2]~8\)))
-- \RF|r5\(2) = DFFEAS(\Mux_RF_D3|Op[2]~9\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[6]~0_combout\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[2]~8\,
	datad => \inc|Op\(2),
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[2]~9\,
	regout => \RF|r5\(2));

-- Location: LC_X1_Y8_N3
\RF|r0[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[2]~8\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(2))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[2])))))
-- \RF|r0\(2) = DFFEAS(\Mux_T1|Op[2]~8\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(2),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[2]~8\,
	regout => \RF|r0\(2));

-- Location: LC_X1_Y8_N0
\RF|r4[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~16\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[2]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(2)))))
-- \RF|r4\(2) = DFFEAS(\Mux_T2|Op[2]~16\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(2),
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~16\,
	regout => \RF|r4\(2));

-- Location: LC_X2_Y8_N6
\RF|r6[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[2]~9\ = (\Mux_T1|Op[2]~8\ & (((N1_r6[2]) # (!\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_T1|Op[2]~8\ & (\RF|r2\(2) & ((\Mux_RF_A1|Op[1]~1_combout\))))
-- \RF|r6\(2) = DFFEAS(\Mux_T1|Op[2]~9\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(2),
	datab => \Mux_T1|Op[2]~8\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[2]~9\,
	regout => \RF|r6\(2));

-- Location: LC_X2_Y8_N4
\RF|r2[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~17\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[2]~16\ & (\RF|r6\(2))) # (!\Mux_T2|Op[2]~16\ & ((N1_r2[2]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[2]~16\))))
-- \RF|r2\(2) = DFFEAS(\Mux_T2|Op[2]~17\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(2),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_T2|Op[2]~16\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~17\,
	regout => \RF|r2\(2));

-- Location: LC_X4_Y8_N7
\RF|r1[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[2]~10\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(2)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[2] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(2) = DFFEAS(\Mux_T1|Op[2]~10\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r3\(2),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[2]~10\,
	regout => \RF|r1\(2));

-- Location: LC_X3_Y8_N6
\RF|r3[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~14\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[2]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(2) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(2) = DFFEAS(\Mux_T2|Op[2]~14\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(2),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~14\,
	regout => \RF|r3\(2));

-- Location: LC_X5_Y8_N1
\RF|r7[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~15\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[2]~14\ & ((N1_r7[2]))) # (!\Mux_T2|Op[2]~14\ & (\RF|r5\(2))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[2]~14\))))
-- \RF|r7\(2) = DFFEAS(\Mux_T2|Op[2]~15\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[2]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(2),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[2]~9\,
	datad => \Mux_T2|Op[2]~14\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~15\,
	regout => \RF|r7\(2));

-- Location: LC_X5_Y8_N4
\Mux_T1|Op[2]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[2]~11_combout\ = (\Mux_T1|Op[2]~10\ & (((\RF|r7\(2)) # (!\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_T1|Op[2]~10\ & (\RF|r5\(2) & (\Mux_RF_A1|Op[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(2),
	datab => \Mux_T1|Op[2]~10\,
	datac => \Mux_RF_A1|Op[2]~3_combout\,
	datad => \RF|r7\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[2]~11_combout\);

-- Location: LC_X8_Y8_N9
\T1_reg|Op[2]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(2) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[2]~11_combout\)))) # (!\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[2]~9\)), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1172_combout\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[2]~9\,
	datac => \Memory_1|mem~1172_combout\,
	datad => \Mux_T1|Op[2]~11_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(2));

-- Location: LC_X4_Y7_N9
\Mux_RF_D3|Op[2]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[2]~7_combout\ = (\select_Mux_RF_D3~combout\(1) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(1) & ((\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(2)))) # (!\select_Mux_RF_D3~combout\(0) & (\T1_reg|Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \T1_reg|Op\(2),
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \T2_reg|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[2]~7_combout\);

-- Location: LC_X5_Y8_N9
\ALU_1|Op[2]~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[2]~7_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_B|Op[2]~8\ $ (\ALU_1|c~16_combout\ $ (\Mux_ALU_A|Op[2]~4_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[2]~4_combout\)) # (!\Mux_ALU_B|Op[2]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "965f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[2]~8\,
	datab => \ALU_1|c~16_combout\,
	datac => \Mux_ALU_A|Op[2]~4_combout\,
	datad => \ALU_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[2]~7_combout\);

-- Location: LC_X4_Y7_N0
\ALU_1|Op[2]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(2) = ((GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op[2]~7_combout\))) # (!GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op\(2),
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(2));

-- Location: LC_X4_Y7_N1
\T3_reg|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[2]~8\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[2]~7_combout\ & ((\ALU_1|Op\(2)))) # (!\Mux_RF_D3|Op[2]~7_combout\ & (E4_Op[2])))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[2]~7_combout\,
	datac => \inc|Op\(2),
	datad => \ALU_1|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[2]~8\,
	regout => \T3_reg|Op\(2));

-- Location: LC_X10_Y8_N1
\Mux_T2|Op[2]~18\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~18_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[2]~15\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[2]~17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[2]~15\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[2]~17\,
	datad => \T2_reg|Op[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~18_combout\);

-- Location: LC_X9_Y8_N0
\Mux_T2|Op[2]~19\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[2]~19_combout\ = (\Mux_T2|Op[2]~18_combout\ & (((\ALU_1|Op\(2))) # (!\T2_reg|Op[1]~2_combout\))) # (!\Mux_T2|Op[2]~18_combout\ & (\T2_reg|Op[1]~2_combout\ & ((\Memory_1|mem~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[2]~18_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \ALU_1|Op\(2),
	datad => \Memory_1|mem~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[2]~19_combout\);

-- Location: LC_X9_Y8_N5
\T2_reg|Op[2]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(2) = DFFEAS((\Mux_T2|Op[2]~19_combout\ & (((!\select_Mux_T2~combout\(1))) # (!\select_Mux_T2~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datab => \select_Mux_T2~combout\(1),
	datac => \Mux_T2|Op[2]~19_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(2));

-- Location: LC_X9_Y8_N8
\Mux_Mem_A|Op[2]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[2]~2_combout\ = (\select_Mux_Mem_A~combout\ & (\T2_reg|Op\(2))) # (!\select_Mux_Mem_A~combout\ & (((\T1_reg|Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op\(2),
	datab => \select_Mux_Mem_A~combout\,
	datac => \T1_reg|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[2]~2_combout\);

-- Location: LC_X18_Y13_N5
\Memory_1|mem~654\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~654_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~654_regout\);

-- Location: LC_X13_Y13_N5
\Memory_1|mem~606\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~606_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~606_regout\);

-- Location: LC_X11_Y13_N4
\Memory_1|mem~622\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1351\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L600Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~606_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~606_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1351\,
	regout => \Memory_1|mem~622_regout\);

-- Location: LC_X11_Y13_N9
\Memory_1|mem~638\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1352\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1351\ & (\Memory_1|mem~654_regout\)) # (!\Memory_1|mem~1351\ & ((F1L616Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1351\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~654_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1351\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1352\,
	regout => \Memory_1|mem~638_regout\);

-- Location: LC_X17_Y13_N9
\Memory_1|mem~782\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~782_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~782_regout\);

-- Location: LC_X19_Y11_N0
\Memory_1|mem~734\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~734_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~734_regout\);

-- Location: LC_X16_Y11_N4
\Memory_1|mem~750\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1358\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L728Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~734_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~734_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1358\,
	regout => \Memory_1|mem~750_regout\);

-- Location: LC_X16_Y11_N5
\Memory_1|mem~766\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1359\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1358\ & (\Memory_1|mem~782_regout\)) # (!\Memory_1|mem~1358\ & ((F1L744Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1358\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~782_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1358\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1359\,
	regout => \Memory_1|mem~766_regout\);

-- Location: LC_X7_Y6_N3
\Memory_1|mem~670\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~670_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~670_regout\);

-- Location: LC_X10_Y10_N0
\Memory_1|mem~702\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1353\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L680Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~670_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~670_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1353\,
	regout => \Memory_1|mem~702_regout\);

-- Location: LC_X17_Y12_N6
\Memory_1|mem~718\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~718_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~718_regout\);

-- Location: LC_X10_Y10_N3
\Memory_1|mem~686\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1354\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1353\ & ((\Memory_1|mem~718_regout\))) # (!\Memory_1|mem~1353\ & (F1L664Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1353\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1353\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~718_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1354\,
	regout => \Memory_1|mem~686_regout\);

-- Location: LC_X17_Y13_N1
\Memory_1|mem~590\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~590_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~590_regout\);

-- Location: LC_X17_Y12_N3
\Memory_1|mem~542\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~542_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~542_regout\);

-- Location: LC_X14_Y10_N6
\Memory_1|mem~574\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1355\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L552Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~542_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~542_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1355\,
	regout => \Memory_1|mem~574_regout\);

-- Location: LC_X14_Y10_N0
\Memory_1|mem~558\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1356\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1355\ & (\Memory_1|mem~590_regout\)) # (!\Memory_1|mem~1355\ & ((F1L536Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1355\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~590_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1355\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1356\,
	regout => \Memory_1|mem~558_regout\);

-- Location: LC_X10_Y10_N9
\Memory_1|mem~1357\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1357_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1354\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1356\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1354\,
	datad => \Memory_1|mem~1356\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1357_combout\);

-- Location: LC_X10_Y10_N4
\Memory_1|mem~1360\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1360_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1357_combout\ & ((\Memory_1|mem~1359\))) # (!\Memory_1|mem~1357_combout\ & (\Memory_1|mem~1352\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1352\,
	datac => \Memory_1|mem~1359\,
	datad => \Memory_1|mem~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1360_combout\);

-- Location: LC_X16_Y3_N1
\Memory_1|mem~158\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~158_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~158_regout\);

-- Location: LC_X13_Y10_N4
\Memory_1|mem~174\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1361\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L152Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~158_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~158_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1361\,
	regout => \Memory_1|mem~174_regout\);

-- Location: LC_X16_Y2_N2
\Memory_1|mem~206\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~206_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~206_regout\);

-- Location: LC_X13_Y10_N0
\Memory_1|mem~190\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1362\ = (\Memory_1|mem~1361\ & ((\Memory_1|mem~206_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1361\ & (((F1L168Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1361\,
	datab => \Memory_1|mem~206_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1362\,
	regout => \Memory_1|mem~190_regout\);

-- Location: LC_X5_Y12_N0
\Memory_1|mem~270\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~270_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~270_regout\);

-- Location: LC_X3_Y12_N0
\Memory_1|mem~222\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~222_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~222_regout\);

-- Location: LC_X4_Y12_N0
\Memory_1|mem~254\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1368\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L232Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~222_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~222_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1368\,
	regout => \Memory_1|mem~254_regout\);

-- Location: LC_X5_Y12_N5
\Memory_1|mem~238\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1369\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1368\ & (\Memory_1|mem~270_regout\)) # (!\Memory_1|mem~1368\ & ((F1L216Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1368\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~270_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1368\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1369\,
	regout => \Memory_1|mem~238_regout\);

-- Location: LC_X7_Y13_N1
\Memory_1|mem~30\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~30_regout\ = DFFEAS((((\Mux_Mem_D|Op[7]~7\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~30_regout\);

-- Location: LC_X8_Y13_N4
\Memory_1|mem~46\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1365\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((F1L24Q)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~30_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~30_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1365\,
	regout => \Memory_1|mem~46_regout\);

-- Location: LC_X3_Y13_N8
\Memory_1|mem~78\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~78_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~78_regout\);

-- Location: LC_X8_Y13_N8
\Memory_1|mem~62\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1366\ = (\Memory_1|mem~1365\ & ((\Memory_1|mem~78_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1365\ & (((F1L40Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1365\,
	datab => \Memory_1|mem~78_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1366\,
	regout => \Memory_1|mem~62_regout\);

-- Location: LC_X12_Y10_N3
\Memory_1|mem~142\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~142_regout\ = DFFEAS((((\Mux_Mem_D|Op[7]~7\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~142_regout\);

-- Location: LC_X12_Y12_N0
\Memory_1|mem~94\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~94_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[7]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~94_regout\);

-- Location: LC_X12_Y11_N6
\Memory_1|mem~126\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1363\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L104Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~94_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~94_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1363\,
	regout => \Memory_1|mem~126_regout\);

-- Location: LC_X12_Y11_N7
\Memory_1|mem~110\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1364\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1363\ & (\Memory_1|mem~142_regout\)) # (!\Memory_1|mem~1363\ & ((F1L88Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1363\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~142_regout\,
	datac => \Mux_Mem_D|Op[7]~7\,
	datad => \Memory_1|mem~1363\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1364\,
	regout => \Memory_1|mem~110_regout\);

-- Location: LC_X10_Y10_N1
\Memory_1|mem~1367\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1367_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1364\))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1366\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1366\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1364\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1367_combout\);

-- Location: LC_X10_Y10_N7
\Memory_1|mem~1370\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1370_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1367_combout\ & ((\Memory_1|mem~1369\))) # (!\Memory_1|mem~1367_combout\ & (\Memory_1|mem~1362\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1362\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1369\,
	datad => \Memory_1|mem~1367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1370_combout\);

-- Location: LC_X10_Y10_N8
\Memory_1|mem~1371\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1371_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\) # ((\Memory_1|mem~1360_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1360_combout\,
	datad => \Memory_1|mem~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1371_combout\);

-- Location: LC_X1_Y10_N5
\Mux_RF_A2|Op[1]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A2|Op[1]~1_combout\ = ((\select_Mux_RF_A2~combout\ & (\dec~combout\(1))) # (!\select_Mux_RF_A2~combout\ & ((\IR|Op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \dec~combout\(1),
	datac => \select_Mux_RF_A2~combout\,
	datad => \IR|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A2|Op[1]~1_combout\);

-- Location: LC_X3_Y8_N8
\RF|r3[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~28\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[5]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(5) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(5) = DFFEAS(\Mux_T2|Op[5]~28\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[5]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(5),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[5]~15\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~28\,
	regout => \RF|r3\(5));

-- Location: LC_X10_Y11_N4
\Mux_T2|Op[5]~32\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~32_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\) # ((\Memory_1|mem~1298\)))) # (!\T2_reg|Op[1]~2_combout\ & (!\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \Mux_T2|Op[5]~31\,
	datad => \Memory_1|mem~1298\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~32_combout\);

-- Location: LC_X10_Y11_N5
\Mux_T2|Op[5]~33\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[5]~33_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[5]~32_combout\ & ((\ALU_1|Op\(5)))) # (!\Mux_T2|Op[5]~32_combout\ & (\Mux_T2|Op[5]~29\)))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[5]~29\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \ALU_1|Op\(5),
	datad => \Mux_T2|Op[5]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[5]~33_combout\);

-- Location: LC_X10_Y11_N6
\T2_reg|Op[5]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(5) = DFFEAS(((\Mux_T2|Op[5]~33_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[5]~33_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(5));

-- Location: LC_X10_Y10_N5
\Mux_Mem_A|Op[5]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[5]~4_combout\ = ((\select_Mux_Mem_A~combout\ & (\T2_reg|Op\(5))) # (!\select_Mux_Mem_A~combout\ & ((\T1_reg|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(5),
	datac => \T1_reg|Op\(5),
	datad => \select_Mux_Mem_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[5]~4_combout\);

-- Location: LC_X1_Y8_N8
\T2_reg|Op[1]~0\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op[1]~0_combout\ = (\select_Mux_RF_A2~combout\ & (((\dec~combout\(0))))) # (!\select_Mux_RF_A2~combout\ & (((\IR|Op\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_A2~combout\,
	datac => \dec~combout\(0),
	datad => \IR|Op\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \T2_reg|Op[1]~0_combout\);

-- Location: LC_X6_Y6_N8
\T2_reg|Op[1]~1\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op[1]~1_combout\ = ((\select_Mux_T2~combout\(1)) # ((!\select_Mux_T2~combout\(0) & \T2_reg|Op[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \T2_reg|Op[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \T2_reg|Op[1]~1_combout\);

-- Location: LC_X12_Y8_N5
\Mux_T2|Op[3]~25\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~25_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\) # (\Memory_1|mem~1214_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[3]~24\ & (!\T2_reg|Op[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[3]~24\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Memory_1|mem~1214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~25_combout\);

-- Location: LC_X12_Y8_N6
\Mux_T2|Op[3]~26\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[3]~26_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[3]~25_combout\ & (\ALU_1|Op\(3))) # (!\Mux_T2|Op[3]~25_combout\ & ((\Mux_T2|Op[3]~22\))))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \ALU_1|Op\(3),
	datac => \Mux_T2|Op[3]~22\,
	datad => \Mux_T2|Op[3]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[3]~26_combout\);

-- Location: LC_X12_Y8_N7
\T2_reg|Op[3]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(3) = DFFEAS(((\Mux_T2|Op[3]~26_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[3]~26_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(3));

-- Location: LC_X7_Y8_N2
\Mux_ALU_A|Op[3]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[3]~1_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(3))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \T2_reg|Op\(3),
	datad => \T1_reg|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[3]~1_combout\);

-- Location: LC_X8_Y10_N3
\ALU_1|c~18\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~18_combout\ = ((\Mux_ALU_A|Op[3]~1_combout\ & ((\Mux_ALU_B|Op[3]~3\) # (\ALU_1|c~17_combout\))) # (!\Mux_ALU_A|Op[3]~1_combout\ & (\Mux_ALU_B|Op[3]~3\ & \ALU_1|c~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[3]~1_combout\,
	datac => \Mux_ALU_B|Op[3]~3\,
	datad => \ALU_1|c~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~18_combout\);

-- Location: LC_X5_Y7_N0
\ALU_1|Op[4]~9\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[4]~9_combout\ = (\ALU_1|Equal2~0_combout\ & (\ALU_1|c~18_combout\ $ (\Mux_ALU_A|Op[4]~5_combout\ $ (\Mux_ALU_B|Op[4]~10_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[4]~10_combout\) # (!\Mux_ALU_A|Op[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "877b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~18_combout\,
	datab => \ALU_1|Equal2~0_combout\,
	datac => \Mux_ALU_A|Op[4]~5_combout\,
	datad => \Mux_ALU_B|Op[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[4]~9_combout\);

-- Location: LC_X7_Y5_N8
\ALU_1|Op[4]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(4) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[4]~9_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[4]~9_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(4));

-- Location: LC_X7_Y5_N7
\Mux_T2|Op[4]~39\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~39_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\)))) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[4]~36\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[4]~38\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[4]~36\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Mux_T2|Op[4]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~39_combout\);

-- Location: LC_X7_Y5_N3
\Mux_T2|Op[4]~40\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[4]~40_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[4]~39_combout\ & (\ALU_1|Op\(4))) # (!\Mux_T2|Op[4]~39_combout\ & ((\Memory_1|mem~1256\))))) # (!\T2_reg|Op[1]~2_combout\ & (((\Mux_T2|Op[4]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op\(4),
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Mux_T2|Op[4]~39_combout\,
	datad => \Memory_1|mem~1256\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[4]~40_combout\);

-- Location: LC_X7_Y5_N0
\T2_reg|Op[4]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(4) = DFFEAS(((\Mux_T2|Op[4]~40_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[4]~40_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(4));

-- Location: LC_X7_Y5_N6
\Mux_Mem_A|Op[4]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_A|Op[4]~5_combout\ = (\select_Mux_Mem_A~combout\ & (((\T2_reg|Op\(4))))) # (!\select_Mux_Mem_A~combout\ & (((\T1_reg|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_Mem_A~combout\,
	datac => \T2_reg|Op\(4),
	datad => \T1_reg|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_A|Op[4]~5_combout\);

-- Location: LC_X17_Y4_N6
\Memory_1|mem~780\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~780_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~780_regout\);

-- Location: LC_X19_Y11_N2
\Memory_1|mem~732\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~732_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~732_regout\);

-- Location: LC_X16_Y11_N6
\Memory_1|mem~748\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1274\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L726Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~732_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~732_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1274\,
	regout => \Memory_1|mem~748_regout\);

-- Location: LC_X16_Y11_N7
\Memory_1|mem~764\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1275\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1274\ & (\Memory_1|mem~780_regout\)) # (!\Memory_1|mem~1274\ & ((F1L742Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1274\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~780_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1274\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1275\,
	regout => \Memory_1|mem~764_regout\);

-- Location: LC_X18_Y13_N7
\Memory_1|mem~652\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~652_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~652_regout\);

-- Location: LC_X13_Y13_N3
\Memory_1|mem~604\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~604_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~604_regout\);

-- Location: LC_X11_Y13_N1
\Memory_1|mem~620\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1267\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L598Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~604_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~604_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1267\,
	regout => \Memory_1|mem~620_regout\);

-- Location: LC_X11_Y13_N2
\Memory_1|mem~636\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1268\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1267\ & (\Memory_1|mem~652_regout\)) # (!\Memory_1|mem~1267\ & ((F1L614Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1267\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~652_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1267\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1268\,
	regout => \Memory_1|mem~636_regout\);

-- Location: LC_X16_Y12_N3
\Memory_1|mem~588\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~588_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~588_regout\);

-- Location: LC_X15_Y12_N1
\Memory_1|mem~540\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~540_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~540_regout\);

-- Location: LC_X15_Y11_N8
\Memory_1|mem~572\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1271\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L550Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~540_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~540_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1271\,
	regout => \Memory_1|mem~572_regout\);

-- Location: LC_X15_Y11_N0
\Memory_1|mem~556\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1272\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1271\ & (\Memory_1|mem~588_regout\)) # (!\Memory_1|mem~1271\ & ((F1L534Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1271\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~588_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1271\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1272\,
	regout => \Memory_1|mem~556_regout\);

-- Location: LC_X16_Y12_N4
\Memory_1|mem~716\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~716_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~716_regout\);

-- Location: LC_X15_Y12_N0
\Memory_1|mem~668\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~668_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~668_regout\);

-- Location: LC_X14_Y11_N6
\Memory_1|mem~700\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1269\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L678Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~668_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~668_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1269\,
	regout => \Memory_1|mem~700_regout\);

-- Location: LC_X14_Y11_N9
\Memory_1|mem~684\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1270\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1269\ & (\Memory_1|mem~716_regout\)) # (!\Memory_1|mem~1269\ & ((F1L662Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1269\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~716_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1269\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1270\,
	regout => \Memory_1|mem~684_regout\);

-- Location: LC_X11_Y11_N2
\Memory_1|mem~1273\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1273_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1270\))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1272\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1272\,
	datad => \Memory_1|mem~1270\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1273_combout\);

-- Location: LC_X11_Y11_N0
\Memory_1|mem~1276\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1276_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1273_combout\ & (\Memory_1|mem~1275\)) # (!\Memory_1|mem~1273_combout\ & ((\Memory_1|mem~1268\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1275\,
	datac => \Memory_1|mem~1268\,
	datad => \Memory_1|mem~1273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1276_combout\);

-- Location: LC_X3_Y12_N6
\Memory_1|mem~268\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~268_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~268_regout\);

-- Location: LC_X3_Y12_N9
\Memory_1|mem~220\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~220_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~220_regout\);

-- Location: LC_X4_Y12_N4
\Memory_1|mem~252\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1284\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L230Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~220_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~220_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1284\,
	regout => \Memory_1|mem~252_regout\);

-- Location: LC_X4_Y12_N5
\Memory_1|mem~236\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1285\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1284\ & (\Memory_1|mem~268_regout\)) # (!\Memory_1|mem~1284\ & ((F1L214Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1284\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~268_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1284\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1285\,
	regout => \Memory_1|mem~236_regout\);

-- Location: LC_X18_Y6_N4
\Memory_1|mem~204\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~204_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~204_regout\);

-- Location: LC_X16_Y3_N0
\Memory_1|mem~156\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~156_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~156_regout\);

-- Location: LC_X13_Y10_N1
\Memory_1|mem~172\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1277\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L150Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~156_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~156_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1277\,
	regout => \Memory_1|mem~172_regout\);

-- Location: LC_X13_Y10_N2
\Memory_1|mem~188\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1278\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1277\ & (\Memory_1|mem~204_regout\)) # (!\Memory_1|mem~1277\ & ((F1L166Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1277\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~204_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1277\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1278\,
	regout => \Memory_1|mem~188_regout\);

-- Location: LC_X3_Y13_N5
\Memory_1|mem~76\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~76_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~76_regout\);

-- Location: LC_X7_Y13_N4
\Memory_1|mem~28\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~28_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[5]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~28_regout\);

-- Location: LC_X8_Y13_N9
\Memory_1|mem~44\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1281\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L22Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~28_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~28_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1281\,
	regout => \Memory_1|mem~44_regout\);

-- Location: LC_X8_Y13_N0
\Memory_1|mem~60\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1282\ = (\Memory_1|mem~1281\ & ((\Memory_1|mem~76_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1281\ & (((F1L38Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~76_regout\,
	datab => \Memory_1|mem~1281\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1282\,
	regout => \Memory_1|mem~60_regout\);

-- Location: LC_X12_Y10_N9
\Memory_1|mem~140\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~140_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~140_regout\);

-- Location: LC_X12_Y12_N4
\Memory_1|mem~92\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~92_regout\ = DFFEAS((((\Mux_Mem_D|Op[5]~5\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[5]~5\,
	aclr => GND,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~92_regout\);

-- Location: LC_X9_Y11_N6
\Memory_1|mem~124\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1279\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L102Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~92_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~92_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1279\,
	regout => \Memory_1|mem~124_regout\);

-- Location: LC_X12_Y10_N7
\Memory_1|mem~108\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1280\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1279\ & (\Memory_1|mem~140_regout\)) # (!\Memory_1|mem~1279\ & ((F1L86Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1279\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~140_regout\,
	datac => \Mux_Mem_D|Op[5]~5\,
	datad => \Memory_1|mem~1279\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1280\,
	regout => \Memory_1|mem~108_regout\);

-- Location: LC_X11_Y11_N8
\Memory_1|mem~1283\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1283_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1280\))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1282\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1282\,
	datac => \Memory_1|mem~1280\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1283_combout\);

-- Location: LC_X11_Y11_N9
\Memory_1|mem~1286\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1286_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1283_combout\ & (\Memory_1|mem~1285\)) # (!\Memory_1|mem~1283_combout\ & ((\Memory_1|mem~1278\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1285\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1278\,
	datad => \Memory_1|mem~1283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1286_combout\);

-- Location: LC_X11_Y11_N7
\Memory_1|mem~1287\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1287_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1276_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- ((\Memory_1|mem~1286_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1276_combout\,
	datad => \Memory_1|mem~1286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1287_combout\);

-- Location: LC_X7_Y6_N2
\Mux_ALU_B|Op[5]~12\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[5]~12_combout\ = ((\Mux_ALU_B|Op[5]~11_combout\) # ((\select_Mux_ALU_B~combout\(1) & \IR|Op\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datac => \IR|Op\(5),
	datad => \Mux_ALU_B|Op[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[5]~12_combout\);

-- Location: LC_X6_Y7_N6
\ALU_1|Equal5~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~2_combout\ = (\Mux_ALU_B|Op[5]~12_combout\ & (\Mux_ALU_A|Op[5]~6_combout\ & (\Mux_ALU_A|Op[8]~8_combout\ $ (!\Mux_ALU_B|Op[8]~17_combout\)))) # (!\Mux_ALU_B|Op[5]~12_combout\ & (!\Mux_ALU_A|Op[5]~6_combout\ & (\Mux_ALU_A|Op[8]~8_combout\ $ 
-- (!\Mux_ALU_B|Op[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9009",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[5]~12_combout\,
	datab => \Mux_ALU_A|Op[5]~6_combout\,
	datac => \Mux_ALU_A|Op[8]~8_combout\,
	datad => \Mux_ALU_B|Op[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~2_combout\);

-- Location: LC_X6_Y7_N1
\ALU_1|sum~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~2_combout\ = \Mux_ALU_A|Op[10]~10_combout\ $ (((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "596a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[10]~10_combout\,
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[8]~15_combout\,
	datad => \Mux_ALU_B|Op[10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~2_combout\);

-- Location: LC_X6_Y7_N0
\ALU_1|Equal5~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~3_combout\ = (\ALU_1|Equal5~2_combout\ & (!\ALU_1|sum~2_combout\ & (\Mux_ALU_A|Op[9]~9_combout\ $ (!\Mux_ALU_B|Op[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0082",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal5~2_combout\,
	datab => \Mux_ALU_A|Op[9]~9_combout\,
	datac => \Mux_ALU_B|Op[9]~19_combout\,
	datad => \ALU_1|sum~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~3_combout\);

-- Location: LC_X7_Y5_N4
\ALU_1|sum~4\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~4_combout\ = \Mux_ALU_A|Op[4]~5_combout\ $ (((\Mux_ALU_B|Op[4]~9_combout\) # ((\select_Mux_ALU_B~combout\(1) & \IR|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "565a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[4]~5_combout\,
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[4]~9_combout\,
	datad => \IR|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~4_combout\);

-- Location: LC_X4_Y10_N8
\ALU_1|sum~16\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~16_combout\ = \Mux_ALU_B|Op[7]~1_combout\ $ (((\select_Mux_ALU_A~combout\ & ((\T2_reg|Op\(7)))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1ed2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(7),
	datab => \select_Mux_ALU_A~combout\,
	datac => \Mux_ALU_B|Op[7]~1_combout\,
	datad => \T2_reg|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~16_combout\);

-- Location: LC_X6_Y8_N9
\ALU_1|Equal5~0\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~0_combout\ = (\Mux_ALU_B|Op[1]~6_combout\ & (\Mux_ALU_A|Op[1]~3_combout\ & (\Mux_ALU_B|Op[6]~14_combout\ $ (!\Mux_ALU_A|Op[6]~7_combout\)))) # (!\Mux_ALU_B|Op[1]~6_combout\ & (!\Mux_ALU_A|Op[1]~3_combout\ & (\Mux_ALU_B|Op[6]~14_combout\ $ 
-- (!\Mux_ALU_A|Op[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8241",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[1]~6_combout\,
	datab => \Mux_ALU_B|Op[6]~14_combout\,
	datac => \Mux_ALU_A|Op[6]~7_combout\,
	datad => \Mux_ALU_A|Op[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~0_combout\);

-- Location: LC_X6_Y8_N0
\ALU_1|Equal5~1\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~1_combout\ = (!\ALU_1|sum~16_combout\ & (\ALU_1|Equal5~0_combout\ & (\Mux_ALU_B|Op[2]~8\ $ (!\Mux_ALU_A|Op[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[2]~8\,
	datab => \ALU_1|sum~16_combout\,
	datac => \Mux_ALU_A|Op[2]~4_combout\,
	datad => \ALU_1|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~1_combout\);

-- Location: LC_X6_Y8_N2
\ALU_1|Equal5~4\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~4_combout\ = (\ALU_1|Equal5~3_combout\ & (!\ALU_1|sum~4_combout\ & (\ALU_1|Equal5~1_combout\ & !\ALU_1|sum~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal5~3_combout\,
	datab => \ALU_1|sum~4_combout\,
	datac => \ALU_1|Equal5~1_combout\,
	datad => \ALU_1|sum~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~4_combout\);

-- Location: LC_X8_Y8_N4
\inc|Add0~55\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~55_combout\ = \T1_reg|Op\(12) $ (((((!\inc|Add0~32\ & \inc|Add0~52\) # (\inc|Add0~32\ & \inc|Add0~52COUT1_84\)))))
-- \inc|Add0~57\ = CARRY(((!\inc|Add0~52COUT1_84\)) # (!\T1_reg|Op\(12)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(12),
	cin => \inc|Add0~32\,
	cin0 => \inc|Add0~52\,
	cin1 => \inc|Add0~52COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~55_combout\,
	cout => \inc|Add0~57\);

-- Location: LC_X4_Y6_N6
\inc|Op[12]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(12) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~55_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inc|Op\(12),
	datac => \inc|Add0~55_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(12));

-- Location: LC_X2_Y6_N1
\RF|r3[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~84\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[12]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(12) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(12) = DFFEAS(\Mux_T2|Op[12]~84\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(12),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~84\,
	regout => \RF|r3\(12));

-- Location: LC_X7_Y7_N8
\Mux_RF_D3|Op[12]~42\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~42_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(2)) # ((\T2_reg|Op\(12))))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(2) & (\T1_reg|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \T1_reg|Op\(12),
	datad => \T2_reg|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~42_combout\);

-- Location: LC_X4_Y6_N7
\Mux_RF_D3|Op[12]~43\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~43_combout\ = (\Mux_RF_D3|Op[12]~42_combout\ & (((\inc|Op\(12))) # (!\select_Mux_RF_D3~combout\(2)))) # (!\Mux_RF_D3|Op[12]~42_combout\ & (\select_Mux_RF_D3~combout\(2) & (\IR|Op\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_D3|Op[12]~42_combout\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \IR|Op\(5),
	datad => \inc|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~43_combout\);

-- Location: LC_X4_Y6_N8
\RF|r5[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~45\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[12]~44\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[12]~43_combout\))))
-- \RF|r5\(12) = DFFEAS(\Mux_RF_D3|Op[12]~45\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[12]~44\,
	datad => \Mux_RF_D3|Op[12]~43_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~45\,
	regout => \RF|r5\(12));

-- Location: LC_X1_Y6_N7
\RF|r7[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~85\ = (\Mux_T2|Op[12]~84\ & (((N1_r7[12]) # (!\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_T2|Op[12]~84\ & (\RF|r5\(12) & ((\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r7\(12) = DFFEAS(\Mux_T2|Op[12]~85\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T2|Op[12]~84\,
	datab => \RF|r5\(12),
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~85\,
	regout => \RF|r7\(12));

-- Location: LC_X5_Y6_N1
\RF|r4[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~86\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[12]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(12)))))
-- \RF|r4\(12) = DFFEAS(\Mux_T2|Op[12]~86\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(12),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~86\,
	regout => \RF|r4\(12));

-- Location: LC_X5_Y6_N5
\RF|r0[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[12]~48\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(12))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[12])))))
-- \RF|r0\(12) = DFFEAS(\Mux_T1|Op[12]~48\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r4\(12),
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[12]~48\,
	regout => \RF|r0\(12));

-- Location: LC_X1_Y6_N3
\RF|r2[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~87\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[12]~86\ & (\RF|r6\(12))) # (!\Mux_T2|Op[12]~86\ & ((N1_r2[12]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[12]~86\))))
-- \RF|r2\(12) = DFFEAS(\Mux_T2|Op[12]~87\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(12),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_T2|Op[12]~86\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~87\,
	regout => \RF|r2\(12));

-- Location: LC_X4_Y6_N9
\RF|r6[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[12]~49\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[12]~48\ & ((N1_r6[12]))) # (!\Mux_T1|Op[12]~48\ & (\RF|r2\(12))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[12]~48\))))
-- \RF|r6\(12) = DFFEAS(\Mux_T1|Op[12]~49\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r2\(12),
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_T1|Op[12]~48\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[12]~49\,
	regout => \RF|r6\(12));

-- Location: LC_X1_Y6_N4
\Mux_T2|Op[12]~88\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~88_combout\ = (\T2_reg|Op[1]~2_combout\ & (\T2_reg|Op[1]~1_combout\)) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[12]~85\)) # (!\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[12]~87\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \Mux_T2|Op[12]~85\,
	datad => \Mux_T2|Op[12]~87\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~88_combout\);

-- Location: LC_X4_Y13_N3
\Memory_1|mem~611\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[12]~12\ = (\select_Mux_Mem_D~combout\ & (\T2_reg|Op\(12))) # (!\select_Mux_Mem_D~combout\ & (((\T1_reg|Op\(12)))))
-- \Memory_1|mem~611_regout\ = DFFEAS(\Mux_Mem_D|Op[12]~12\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datab => \T2_reg|Op\(12),
	datad => \T1_reg|Op\(12),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[12]~12\,
	regout => \Memory_1|mem~611_regout\);

-- Location: LC_X17_Y13_N8
\Memory_1|mem~787\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~787_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~787_regout\);

-- Location: LC_X18_Y7_N5
\Memory_1|mem~739\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~739_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~739_regout\);

-- Location: LC_X17_Y11_N8
\Memory_1|mem~755\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1558\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L733Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~739_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~739_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1558\,
	regout => \Memory_1|mem~755_regout\);

-- Location: LC_X17_Y11_N9
\Memory_1|mem~771\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1559\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1558\ & (\Memory_1|mem~787_regout\)) # (!\Memory_1|mem~1558\ & ((F1L749Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1558\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~787_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1558\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1559\,
	regout => \Memory_1|mem~771_regout\);

-- Location: LC_X18_Y13_N9
\Memory_1|mem~659\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~659_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~659_regout\);

-- Location: LC_X12_Y13_N8
\Memory_1|mem~627\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1551\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L605Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~611_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~611_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1551\,
	regout => \Memory_1|mem~627_regout\);

-- Location: LC_X12_Y13_N9
\Memory_1|mem~643\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1552\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1551\ & (\Memory_1|mem~659_regout\)) # (!\Memory_1|mem~1551\ & ((F1L621Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1551\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~659_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1551\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1552\,
	regout => \Memory_1|mem~643_regout\);

-- Location: LC_X16_Y10_N3
\Memory_1|mem~723\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~723_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~723_regout\);

-- Location: LC_X15_Y12_N7
\Memory_1|mem~675\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~675_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~675_regout\);

-- Location: LC_X13_Y11_N7
\Memory_1|mem~707\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1553\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L685Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~675_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~675_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1553\,
	regout => \Memory_1|mem~707_regout\);

-- Location: LC_X10_Y7_N0
\Memory_1|mem~691\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1554\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1553\ & (\Memory_1|mem~723_regout\)) # (!\Memory_1|mem~1553\ & ((F1L669Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1553\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~723_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1553\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1554\,
	regout => \Memory_1|mem~691_regout\);

-- Location: LC_X17_Y13_N4
\Memory_1|mem~595\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~595_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~595_regout\);

-- Location: LC_X15_Y13_N8
\Memory_1|mem~547\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~547_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~547_regout\);

-- Location: LC_X10_Y13_N4
\Memory_1|mem~579\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1555\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L557Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~547_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~547_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1555\,
	regout => \Memory_1|mem~579_regout\);

-- Location: LC_X10_Y13_N5
\Memory_1|mem~563\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1556\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1555\ & (\Memory_1|mem~595_regout\)) # (!\Memory_1|mem~1555\ & ((F1L541Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1555\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~595_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1555\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1556\,
	regout => \Memory_1|mem~563_regout\);

-- Location: LC_X10_Y7_N9
\Memory_1|mem~1557\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1557_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1554\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1556\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1554\,
	datac => \Memory_1|mem~1556\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1557_combout\);

-- Location: LC_X10_Y7_N8
\Memory_1|mem~1560\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1560_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1557_combout\ & (\Memory_1|mem~1559\)) # (!\Memory_1|mem~1557_combout\ & ((\Memory_1|mem~1552\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1559\,
	datac => \Memory_1|mem~1552\,
	datad => \Memory_1|mem~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1560_combout\);

-- Location: LC_X6_Y4_N9
\Memory_1|mem~227\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~227_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~227_regout\);

-- Location: LC_X9_Y4_N4
\Memory_1|mem~259\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1578\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L237Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~227_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~227_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1578\,
	regout => \Memory_1|mem~259_regout\);

-- Location: LC_X5_Y4_N3
\Memory_1|mem~275\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~275_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~275_regout\);

-- Location: LC_X9_Y4_N0
\Memory_1|mem~243\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1579\ = (\Memory_1|mem~1578\ & ((\Memory_1|mem~275_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1578\ & (((F1L221Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1578\,
	datab => \Memory_1|mem~275_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1579\,
	regout => \Memory_1|mem~243_regout\);

-- Location: LC_X19_Y5_N9
\Memory_1|mem~211\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~211_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~211_regout\);

-- Location: LC_X16_Y3_N9
\Memory_1|mem~163\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~163_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~163_regout\);

-- Location: LC_X13_Y7_N6
\Memory_1|mem~179\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1571\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L157Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~163_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~163_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1571\,
	regout => \Memory_1|mem~179_regout\);

-- Location: LC_X13_Y7_N7
\Memory_1|mem~195\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1572\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1571\ & (\Memory_1|mem~211_regout\)) # (!\Memory_1|mem~1571\ & ((F1L173Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1571\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~211_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1571\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1572\,
	regout => \Memory_1|mem~195_regout\);

-- Location: LC_X6_Y13_N2
\Memory_1|mem~83\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~83_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~83_regout\);

-- Location: LC_X7_Y13_N8
\Memory_1|mem~35\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~35_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~35_regout\);

-- Location: LC_X6_Y11_N0
\Memory_1|mem~51\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1575\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L29Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~35_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~35_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1575\,
	regout => \Memory_1|mem~51_regout\);

-- Location: LC_X6_Y11_N1
\Memory_1|mem~67\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1576\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1575\ & (\Memory_1|mem~83_regout\)) # (!\Memory_1|mem~1575\ & ((F1L45Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1575\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~83_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1575\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1576\,
	regout => \Memory_1|mem~67_regout\);

-- Location: LC_X5_Y13_N3
\Memory_1|mem~147\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~147_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~147_regout\);

-- Location: LC_X11_Y12_N1
\Memory_1|mem~99\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~99_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~99_regout\);

-- Location: LC_X10_Y12_N4
\Memory_1|mem~131\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1573\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L109Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~99_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~99_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1573\,
	regout => \Memory_1|mem~131_regout\);

-- Location: LC_X10_Y12_N5
\Memory_1|mem~115\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1574\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1573\ & (\Memory_1|mem~147_regout\)) # (!\Memory_1|mem~1573\ & ((F1L93Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1573\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~147_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1573\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1574\,
	regout => \Memory_1|mem~115_regout\);

-- Location: LC_X10_Y7_N3
\Memory_1|mem~1577\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1577_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1574\) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1576\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1576\,
	datac => \Memory_1|mem~1574\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1577_combout\);

-- Location: LC_X10_Y7_N4
\Memory_1|mem~1580\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1580_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1577_combout\ & (\Memory_1|mem~1579\)) # (!\Memory_1|mem~1577_combout\ & ((\Memory_1|mem~1572\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1579\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1572\,
	datad => \Memory_1|mem~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1580_combout\);

-- Location: LC_X7_Y4_N3
\Memory_1|mem~483\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~483_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~483_regout\);

-- Location: LC_X15_Y10_N6
\Memory_1|mem~291\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~291_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~291_regout\);

-- Location: LC_X11_Y6_N1
\Memory_1|mem~419\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1565\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L397Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~291_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~291_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1565\,
	regout => \Memory_1|mem~419_regout\);

-- Location: LC_X11_Y6_N7
\Memory_1|mem~355\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1566\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1565\ & (\Memory_1|mem~483_regout\)) # (!\Memory_1|mem~1565\ & ((F1L333Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1565\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~483_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1565\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1566\,
	regout => \Memory_1|mem~355_regout\);

-- Location: LC_X11_Y7_N8
\Memory_1|mem~499\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~499_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~499_regout\);

-- Location: LC_X19_Y10_N7
\Memory_1|mem~307\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~307_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~307_regout\);

-- Location: LC_X10_Y6_N7
\Memory_1|mem~371\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1563\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L349Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~307_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~307_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1563\,
	regout => \Memory_1|mem~371_regout\);

-- Location: LC_X10_Y6_N8
\Memory_1|mem~435\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1564\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1563\ & (\Memory_1|mem~499_regout\)) # (!\Memory_1|mem~1563\ & ((F1L413Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1563\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~499_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1563\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1564\,
	regout => \Memory_1|mem~435_regout\);

-- Location: LC_X10_Y6_N5
\Memory_1|mem~1567\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1567_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1564\))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1566\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1566\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1564\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1567_combout\);

-- Location: LC_X20_Y6_N6
\Memory_1|mem~531\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~531_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~531_regout\);

-- Location: LC_X16_Y3_N3
\Memory_1|mem~339\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~339_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~339_regout\);

-- Location: LC_X15_Y6_N9
\Memory_1|mem~403\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1568\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L381Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~339_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~339_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1568\,
	regout => \Memory_1|mem~403_regout\);

-- Location: LC_X15_Y6_N3
\Memory_1|mem~467\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1569\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1568\ & (\Memory_1|mem~531_regout\)) # (!\Memory_1|mem~1568\ & ((F1L445Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1568\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~531_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1568\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1569\,
	regout => \Memory_1|mem~467_regout\);

-- Location: LC_X12_Y6_N9
\Memory_1|mem~515\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~515_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~515_regout\);

-- Location: LC_X13_Y4_N7
\Memory_1|mem~323\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~323_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~323_regout\);

-- Location: LC_X13_Y6_N5
\Memory_1|mem~451\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1561\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L429Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~323_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~323_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1561\,
	regout => \Memory_1|mem~451_regout\);

-- Location: LC_X12_Y6_N3
\Memory_1|mem~387\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1562\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1561\ & (\Memory_1|mem~515_regout\)) # (!\Memory_1|mem~1561\ & ((F1L365Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1561\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~515_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1561\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1562\,
	regout => \Memory_1|mem~387_regout\);

-- Location: LC_X10_Y7_N5
\Memory_1|mem~1570\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1570_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1567_combout\ & (\Memory_1|mem~1569\)) # (!\Memory_1|mem~1567_combout\ & ((\Memory_1|mem~1562\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1567_combout\,
	datac => \Memory_1|mem~1569\,
	datad => \Memory_1|mem~1562\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1570_combout\);

-- Location: LC_X10_Y7_N6
\Memory_1|mem~1581\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1581_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\) # ((\Memory_1|mem~1570_combout\)))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (!\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1580_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1580_combout\,
	datad => \Memory_1|mem~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1581_combout\);

-- Location: LC_X17_Y4_N5
\Memory_1|mem~851\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~851_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~851_regout\);

-- Location: LC_X10_Y8_N4
\Memory_1|mem~979\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1589\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L957Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~851_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~851_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1589\,
	regout => \Memory_1|mem~979_regout\);

-- Location: LC_X8_Y4_N8
\Memory_1|mem~1043\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1043_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1043_regout\);

-- Location: LC_X10_Y8_N7
\Memory_1|mem~915\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1590\ = (\Memory_1|mem~1589\ & (((\Memory_1|mem~1043_regout\)) # (!\Mux_Mem_A|Op[2]~2_combout\))) # (!\Memory_1|mem~1589\ & (\Mux_Mem_A|Op[2]~2_combout\ & (F1L893Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1589\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1043_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1590\,
	regout => \Memory_1|mem~915_regout\);

-- Location: LC_X19_Y7_N8
\Memory_1|mem~1011\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1011_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1011_regout\);

-- Location: LC_X20_Y6_N8
\Memory_1|mem~819\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~819_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~819_regout\);

-- Location: LC_X19_Y8_N4
\Memory_1|mem~947\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1582\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L925Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~819_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~819_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1582\,
	regout => \Memory_1|mem~947_regout\);

-- Location: LC_X19_Y8_N5
\Memory_1|mem~883\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1583\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1582\ & (\Memory_1|mem~1011_regout\)) # (!\Memory_1|mem~1582\ & ((F1L861Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1582\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1011_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1582\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1583\,
	regout => \Memory_1|mem~883_regout\);

-- Location: LC_X20_Y9_N1
\Memory_1|mem~1027\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1027_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1027_regout\);

-- Location: LC_X19_Y9_N0
\Memory_1|mem~835\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~835_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~835_regout\);

-- Location: LC_X16_Y9_N3
\Memory_1|mem~899\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1584\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L877Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~835_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~835_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1584\,
	regout => \Memory_1|mem~899_regout\);

-- Location: LC_X16_Y9_N4
\Memory_1|mem~963\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1585\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1584\ & (\Memory_1|mem~1027_regout\)) # (!\Memory_1|mem~1584\ & ((F1L941Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1584\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1027_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1584\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1585\,
	regout => \Memory_1|mem~963_regout\);

-- Location: LC_X17_Y9_N8
\Memory_1|mem~995\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~995_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[12]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~995_regout\);

-- Location: LC_X19_Y5_N0
\Memory_1|mem~803\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~803_regout\ = DFFEAS((((\Mux_Mem_D|Op[12]~12\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[12]~12\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~803_regout\);

-- Location: LC_X17_Y8_N9
\Memory_1|mem~867\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1586\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L845Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~803_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~803_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1586\,
	regout => \Memory_1|mem~867_regout\);

-- Location: LC_X17_Y8_N0
\Memory_1|mem~931\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1587\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1586\ & (\Memory_1|mem~995_regout\)) # (!\Memory_1|mem~1586\ & ((F1L909Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1586\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~995_regout\,
	datac => \Mux_Mem_D|Op[12]~12\,
	datad => \Memory_1|mem~1586\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1587\,
	regout => \Memory_1|mem~931_regout\);

-- Location: LC_X10_Y7_N1
\Memory_1|mem~1588\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1588_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1585\) # ((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1587\ & !\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1585\,
	datac => \Memory_1|mem~1587\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1588_combout\);

-- Location: LC_X10_Y7_N2
\Memory_1|mem~1591\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1591_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1588_combout\ & (\Memory_1|mem~1590\)) # (!\Memory_1|mem~1588_combout\ & ((\Memory_1|mem~1583\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1590\,
	datab => \Memory_1|mem~1583\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1591_combout\);

-- Location: LC_X10_Y7_N7
\IR|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1592\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1581_combout\ & ((\Memory_1|mem~1591_combout\))) # (!\Memory_1|mem~1581_combout\ & (\Memory_1|mem~1560_combout\)))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1581_combout\))))
-- \IR|Op\(12) = DFFEAS(\Memory_1|mem~1592\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1560_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1581_combout\,
	datad => \Memory_1|mem~1591_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1592\,
	regout => \IR|Op\(12));

-- Location: LC_X9_Y8_N3
\Mux_T2|Op[12]~89\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[12]~89_combout\ = (\Mux_T2|Op[12]~88_combout\ & (((\ALU_1|Op\(12))) # (!\T2_reg|Op[1]~2_combout\))) # (!\Mux_T2|Op[12]~88_combout\ & (\T2_reg|Op[1]~2_combout\ & (\Memory_1|mem~1592\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[12]~88_combout\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \Memory_1|mem~1592\,
	datad => \ALU_1|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[12]~89_combout\);

-- Location: LC_X9_Y8_N4
\T2_reg|Op[12]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(12) = DFFEAS(((\Mux_T2|Op[12]~89_combout\ & ((!\select_Mux_T2~combout\(0)) # (!\select_Mux_T2~combout\(1))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(1),
	datac => \select_Mux_T2~combout\(0),
	datad => \Mux_T2|Op[12]~89_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(12));

-- Location: LC_X8_Y9_N3
\Mux_ALU_B|Op[12]~24\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[12]~24_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(11))) # (!\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(11),
	datac => \T2_reg|Op\(12),
	datad => \select_Mux_ALU_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[12]~24_combout\);

-- Location: LC_X3_Y11_N4
\Mux_ALU_B|Op[12]~25\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[12]~25_combout\ = ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[12]~24_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[12]~25_combout\);

-- Location: LC_X8_Y11_N2
\Mux_ALU_A|Op[12]~12\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[12]~12_combout\ = (\select_Mux_ALU_A~combout\ & (((\T2_reg|Op\(12))))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \T1_reg|Op\(12),
	datad => \T2_reg|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[12]~12_combout\);

-- Location: LC_X7_Y10_N8
\ALU_1|c~26\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~26_combout\ = (\Mux_ALU_A|Op[11]~11_combout\ & ((\Mux_ALU_B|Op[11]~23_combout\) # ((\ALU_1|c~25_combout\) # (\ALU_1|c~33_combout\)))) # (!\Mux_ALU_A|Op[11]~11_combout\ & (\Mux_ALU_B|Op[11]~23_combout\ & ((\ALU_1|c~25_combout\) # 
-- (\ALU_1|c~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[11]~11_combout\,
	datab => \Mux_ALU_B|Op[11]~23_combout\,
	datac => \ALU_1|c~25_combout\,
	datad => \ALU_1|c~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~26_combout\);

-- Location: LC_X3_Y11_N3
\ALU_1|Op[12]~16\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[12]~16_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_B|Op[12]~25_combout\ $ (\Mux_ALU_A|Op[12]~12_combout\ $ (\ALU_1|c~26_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_A|Op[12]~12_combout\)) # (!\Mux_ALU_B|Op[12]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \Mux_ALU_B|Op[12]~25_combout\,
	datac => \Mux_ALU_A|Op[12]~12_combout\,
	datad => \ALU_1|c~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[12]~16_combout\);

-- Location: LC_X3_Y6_N9
\ALU_1|Op[12]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(12) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[12]~16_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op[12]~16_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(12));

-- Location: LC_X3_Y6_N6
\T3_reg|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~44\ = (\select_Mux_RF_D3~combout\(0) & (((\ALU_1|Op\(12))))) # (!\select_Mux_RF_D3~combout\(0) & (((E4_Op[12]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(12),
	datad => \ALU_1|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~44\,
	regout => \T3_reg|Op\(12));

-- Location: LC_X2_Y6_N3
\RF|r1[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[12]~50\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(12)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[12] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(12) = DFFEAS(\Mux_T1|Op[12]~50\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[12]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(12),
	datac => \Mux_RF_D3|Op[12]~45\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[12]~50\,
	regout => \RF|r1\(12));

-- Location: LC_X1_Y6_N0
\Mux_T1|Op[12]~51\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[12]~51_combout\ = (\Mux_T1|Op[12]~50\ & (((\RF|r7\(12)) # (!\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_T1|Op[12]~50\ & (\RF|r5\(12) & ((\Mux_RF_A1|Op[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T1|Op[12]~50\,
	datab => \RF|r5\(12),
	datac => \RF|r7\(12),
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[12]~51_combout\);

-- Location: LC_X7_Y7_N5
\T1_reg|Op[12]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(12) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[12]~51_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[12]~49\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1592\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[12]~51_combout\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1592\,
	datad => \Mux_T1|Op[12]~49\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(12));

-- Location: LC_X3_Y9_N4
\Mux_RF_D3|Op[14]~50\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~50_combout\ = (\select_Mux_RF_D3~combout\(0) & (((\select_Mux_RF_D3~combout\(2)) # (\T2_reg|Op\(14))))) # (!\select_Mux_RF_D3~combout\(0) & (\T1_reg|Op\(14) & (!\select_Mux_RF_D3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \T1_reg|Op\(14),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \T2_reg|Op\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~50_combout\);

-- Location: LC_X8_Y8_N5
\inc|Add0~60\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~60_combout\ = \T1_reg|Op\(13) $ ((((!\inc|Add0~57\))))
-- \inc|Add0~62\ = CARRY((\T1_reg|Op\(13) & ((!\inc|Add0~57\))))
-- \inc|Add0~62COUT1_85\ = CARRY((\T1_reg|Op\(13) & ((!\inc|Add0~57\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(13),
	cin => \inc|Add0~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~60_combout\,
	cout0 => \inc|Add0~62\,
	cout1 => \inc|Add0~62COUT1_85\);

-- Location: LC_X3_Y9_N1
\inc|Op[13]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(13) = ((GLOBAL(\wr_inc~combout\) & (\inc|Add0~60_combout\)) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \inc|Add0~60_combout\,
	datac => \wr_inc~combout\,
	datad => \inc|Op\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(13));

-- Location: LC_X6_Y9_N9
\Mux_RF_D3|Op[13]~46\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~46_combout\ = (\select_Mux_RF_D3~combout\(2) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(0) & ((\T2_reg|Op\(13)))) # (!\select_Mux_RF_D3~combout\(0) & (\T1_reg|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T1_reg|Op\(13),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \T2_reg|Op\(13),
	datad => \select_Mux_RF_D3~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~46_combout\);

-- Location: LC_X3_Y9_N2
\Mux_RF_D3|Op[13]~47\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~47_combout\ = (\select_Mux_RF_D3~combout\(2) & ((\Mux_RF_D3|Op[13]~46_combout\ & ((\inc|Op\(13)))) # (!\Mux_RF_D3|Op[13]~46_combout\ & (\IR|Op\(6))))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[13]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|Op\(6),
	datab => \inc|Op\(13),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \Mux_RF_D3|Op[13]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~47_combout\);

-- Location: LC_X3_Y9_N3
\RF|r5[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~49\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[13]~48\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[13]~47_combout\))))
-- \RF|r5\(13) = DFFEAS(\Mux_RF_D3|Op[13]~49\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7340",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \Mux_RF_D3|Op[13]~48\,
	datad => \Mux_RF_D3|Op[13]~47_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~49\,
	regout => \RF|r5\(13));

-- Location: LC_X2_Y6_N7
\RF|r3[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~91\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[13]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(13) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(13) = DFFEAS(\Mux_T2|Op[13]~91\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(13),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~91\,
	regout => \RF|r3\(13));

-- Location: LC_X2_Y6_N6
\RF|r1[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[13]~54\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(13)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[13] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(13) = DFFEAS(\Mux_T1|Op[13]~54\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(13),
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[13]~54\,
	regout => \RF|r1\(13));

-- Location: LC_X3_Y9_N8
\RF|r7[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~92\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[13]~91\ & ((N1_r7[13]))) # (!\Mux_T2|Op[13]~91\ & (\RF|r5\(13))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (((\Mux_T2|Op[13]~91\))))
-- \RF|r7\(13) = DFFEAS(\Mux_T2|Op[13]~92\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(13),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_T2|Op[13]~91\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~92\,
	regout => \RF|r7\(13));

-- Location: LC_X2_Y9_N6
\RF|r4[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~93\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((N1_r4[13]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(13) & ((!\Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r4\(13) = DFFEAS(\Mux_T2|Op[13]~93\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(13),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~93\,
	regout => \RF|r4\(13));

-- Location: LC_X2_Y9_N1
\RF|r0[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[13]~52\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\) # ((\RF|r4\(13))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (!\Mux_RF_A1|Op[1]~1_combout\ & (N1_r0[13])))
-- \RF|r0\(13) = DFFEAS(\Mux_T1|Op[13]~52\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[2]~3_combout\,
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \RF|r4\(13),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[13]~52\,
	regout => \RF|r0\(13));

-- Location: LC_X2_Y8_N5
\RF|r2[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~94\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[13]~93\ & (\RF|r6\(13))) # (!\Mux_T2|Op[13]~93\ & ((N1_r2[13]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[13]~93\))))
-- \RF|r2\(13) = DFFEAS(\Mux_T2|Op[13]~94\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(13),
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_T2|Op[13]~93\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~94\,
	regout => \RF|r2\(13));

-- Location: LC_X13_Y4_N9
\Memory_1|mem~324\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[13]~13\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(13)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(13))))
-- \Memory_1|mem~324_regout\ = DFFEAS(\Mux_Mem_D|Op[13]~13\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(13),
	datad => \T2_reg|Op\(13),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[13]~13\,
	regout => \Memory_1|mem~324_regout\);

-- Location: LC_X19_Y6_N2
\Memory_1|mem~1012\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1012_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1012_regout\);

-- Location: LC_X20_Y10_N4
\Memory_1|mem~820\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~820_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~820_regout\);

-- Location: LC_X17_Y10_N1
\Memory_1|mem~948\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1624\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L926Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~820_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~820_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1624\,
	regout => \Memory_1|mem~948_regout\);

-- Location: LC_X17_Y10_N2
\Memory_1|mem~884\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1625\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1624\ & (\Memory_1|mem~1012_regout\)) # (!\Memory_1|mem~1624\ & ((F1L862Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1624\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1012_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1624\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1625\,
	regout => \Memory_1|mem~884_regout\);

-- Location: LC_X17_Y3_N3
\Memory_1|mem~1044\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1044_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1044_regout\);

-- Location: LC_X17_Y4_N0
\Memory_1|mem~852\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~852_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~852_regout\);

-- Location: LC_X15_Y4_N8
\Memory_1|mem~980\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1631\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L958Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~852_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~852_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1631\,
	regout => \Memory_1|mem~980_regout\);

-- Location: LC_X15_Y4_N9
\Memory_1|mem~916\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1632\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1631\ & (\Memory_1|mem~1044_regout\)) # (!\Memory_1|mem~1631\ & ((F1L894Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1631\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1044_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1631\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1632\,
	regout => \Memory_1|mem~916_regout\);

-- Location: LC_X19_Y9_N6
\Memory_1|mem~996\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~996_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~996_regout\);

-- Location: LC_X19_Y6_N1
\Memory_1|mem~804\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~804_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~804_regout\);

-- Location: LC_X18_Y8_N6
\Memory_1|mem~868\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1628\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L846Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~804_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~804_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1628\,
	regout => \Memory_1|mem~868_regout\);

-- Location: LC_X18_Y8_N7
\Memory_1|mem~932\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1629\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1628\ & (\Memory_1|mem~996_regout\)) # (!\Memory_1|mem~1628\ & ((F1L910Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1628\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~996_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1628\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1629\,
	regout => \Memory_1|mem~932_regout\);

-- Location: LC_X20_Y9_N0
\Memory_1|mem~1028\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1028_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1028_regout\);

-- Location: LC_X18_Y10_N2
\Memory_1|mem~836\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~836_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~836_regout\);

-- Location: LC_X17_Y7_N8
\Memory_1|mem~900\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1626\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L878Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~836_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~836_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1626\,
	regout => \Memory_1|mem~900_regout\);

-- Location: LC_X17_Y7_N0
\Memory_1|mem~964\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1627\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1626\ & (\Memory_1|mem~1028_regout\)) # (!\Memory_1|mem~1626\ & ((F1L942Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1626\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1028_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1626\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1627\,
	regout => \Memory_1|mem~964_regout\);

-- Location: LC_X17_Y7_N1
\Memory_1|mem~1630\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1630_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1627\))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1629\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1629\,
	datad => \Memory_1|mem~1627\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1630_combout\);

-- Location: LC_X17_Y7_N2
\Memory_1|mem~1633\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1633_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1630_combout\ & ((\Memory_1|mem~1632\))) # (!\Memory_1|mem~1630_combout\ & (\Memory_1|mem~1625\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1625\,
	datac => \Memory_1|mem~1632\,
	datad => \Memory_1|mem~1630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1633_combout\);

-- Location: LC_X17_Y4_N2
\Memory_1|mem~788\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~788_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~788_regout\);

-- Location: LC_X18_Y7_N4
\Memory_1|mem~740\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~740_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~740_regout\);

-- Location: LC_X17_Y11_N1
\Memory_1|mem~756\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1610\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L734Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~740_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~740_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1610\,
	regout => \Memory_1|mem~756_regout\);

-- Location: LC_X17_Y11_N2
\Memory_1|mem~772\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1611\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1610\ & (\Memory_1|mem~788_regout\)) # (!\Memory_1|mem~1610\ & ((F1L750Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1610\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~788_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1610\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1611\,
	regout => \Memory_1|mem~772_regout\);

-- Location: LC_X16_Y10_N5
\Memory_1|mem~724\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~724_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~724_regout\);

-- Location: LC_X16_Y7_N8
\Memory_1|mem~676\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~676_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~676_regout\);

-- Location: LC_X13_Y9_N9
\Memory_1|mem~708\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1605\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & (F1L686Q)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~676_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~676_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1605\,
	regout => \Memory_1|mem~708_regout\);

-- Location: LC_X13_Y9_N1
\Memory_1|mem~692\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1606\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1605\ & (\Memory_1|mem~724_regout\)) # (!\Memory_1|mem~1605\ & ((F1L670Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1605\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~724_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1605\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1606\,
	regout => \Memory_1|mem~692_regout\);

-- Location: LC_X16_Y12_N7
\Memory_1|mem~596\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~596_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~596_regout\);

-- Location: LC_X15_Y13_N2
\Memory_1|mem~548\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~548_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~548_regout\);

-- Location: LC_X15_Y11_N5
\Memory_1|mem~580\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1607\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L558Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~548_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~548_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1607\,
	regout => \Memory_1|mem~580_regout\);

-- Location: LC_X15_Y11_N6
\Memory_1|mem~564\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1608\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1607\ & (\Memory_1|mem~596_regout\)) # (!\Memory_1|mem~1607\ & ((F1L542Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1607\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~596_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1607\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1608\,
	regout => \Memory_1|mem~564_regout\);

-- Location: LC_X12_Y7_N7
\Memory_1|mem~1609\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1609_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\) # ((\Memory_1|mem~1606\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1608\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1606\,
	datad => \Memory_1|mem~1608\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1609_combout\);

-- Location: LC_X13_Y13_N8
\Memory_1|mem~660\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~660_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~660_regout\);

-- Location: LC_X13_Y13_N2
\Memory_1|mem~612\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~612_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~612_regout\);

-- Location: LC_X12_Y13_N6
\Memory_1|mem~628\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1603\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L606Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~612_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~612_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1603\,
	regout => \Memory_1|mem~628_regout\);

-- Location: LC_X12_Y13_N7
\Memory_1|mem~644\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1604\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1603\ & (\Memory_1|mem~660_regout\)) # (!\Memory_1|mem~1603\ & ((F1L622Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1603\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~660_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1603\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1604\,
	regout => \Memory_1|mem~644_regout\);

-- Location: LC_X12_Y7_N4
\Memory_1|mem~1612\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1612_combout\ = (\Memory_1|mem~1609_combout\ & ((\Memory_1|mem~1611\) # ((!\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Memory_1|mem~1609_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\ & \Memory_1|mem~1604\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1611\,
	datab => \Memory_1|mem~1609_combout\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1604\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1612_combout\);

-- Location: LC_X19_Y5_N1
\Memory_1|mem~212\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~212_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~212_regout\);

-- Location: LC_X17_Y3_N9
\Memory_1|mem~164\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~164_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~164_regout\);

-- Location: LC_X13_Y7_N2
\Memory_1|mem~180\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1613\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L158Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~164_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~164_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1613\,
	regout => \Memory_1|mem~180_regout\);

-- Location: LC_X13_Y7_N9
\Memory_1|mem~196\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1614\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1613\ & (\Memory_1|mem~212_regout\)) # (!\Memory_1|mem~1613\ & ((F1L174Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1613\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~212_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1613\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1614\,
	regout => \Memory_1|mem~196_regout\);

-- Location: LC_X3_Y13_N2
\Memory_1|mem~276\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~276_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~276_regout\);

-- Location: LC_X3_Y10_N0
\Memory_1|mem~228\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~228_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~228_regout\);

-- Location: LC_X4_Y11_N0
\Memory_1|mem~260\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1620\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L238Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~228_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~228_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1620\,
	regout => \Memory_1|mem~260_regout\);

-- Location: LC_X4_Y11_N7
\Memory_1|mem~244\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1621\ = (\Memory_1|mem~1620\ & ((\Memory_1|mem~276_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1620\ & (((F1L222Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~276_regout\,
	datab => \Memory_1|mem~1620\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1621\,
	regout => \Memory_1|mem~244_regout\);

-- Location: LC_X12_Y10_N8
\Memory_1|mem~148\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~148_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~148_regout\);

-- Location: LC_X12_Y12_N5
\Memory_1|mem~100\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~100_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~100_regout\);

-- Location: LC_X12_Y11_N4
\Memory_1|mem~132\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1615\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L110Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~100_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~100_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1615\,
	regout => \Memory_1|mem~132_regout\);

-- Location: LC_X12_Y11_N5
\Memory_1|mem~116\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1616\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1615\ & (\Memory_1|mem~148_regout\)) # (!\Memory_1|mem~1615\ & ((F1L94Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1615\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~148_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1615\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1616\,
	regout => \Memory_1|mem~116_regout\);

-- Location: LC_X3_Y13_N7
\Memory_1|mem~84\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~84_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~84_regout\);

-- Location: LC_X7_Y13_N3
\Memory_1|mem~36\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~36_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~36_regout\);

-- Location: LC_X6_Y11_N3
\Memory_1|mem~52\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1617\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L30Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~36_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~36_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1617\,
	regout => \Memory_1|mem~52_regout\);

-- Location: LC_X6_Y11_N2
\Memory_1|mem~68\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1618\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1617\ & (\Memory_1|mem~84_regout\)) # (!\Memory_1|mem~1617\ & ((F1L46Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1617\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~84_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1617\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1618\,
	regout => \Memory_1|mem~68_regout\);

-- Location: LC_X12_Y7_N9
\Memory_1|mem~1619\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1619_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~1616\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1618\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1616\,
	datac => \Mux_Mem_A|Op[2]~2_combout\,
	datad => \Memory_1|mem~1618\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1619_combout\);

-- Location: LC_X12_Y7_N5
\Memory_1|mem~1622\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1622_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1619_combout\ & ((\Memory_1|mem~1621\))) # (!\Memory_1|mem~1619_combout\ & (\Memory_1|mem~1614\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1614\,
	datac => \Memory_1|mem~1621\,
	datad => \Memory_1|mem~1619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1622_combout\);

-- Location: LC_X12_Y7_N6
\Memory_1|mem~1623\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1623_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1612_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- ((\Memory_1|mem~1622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1612_combout\,
	datad => \Memory_1|mem~1622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1623_combout\);

-- Location: LC_X12_Y6_N5
\Memory_1|mem~516\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~516_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~516_regout\);

-- Location: LC_X13_Y6_N4
\Memory_1|mem~452\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1593\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L430Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~324_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~324_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1593\,
	regout => \Memory_1|mem~452_regout\);

-- Location: LC_X12_Y6_N0
\Memory_1|mem~388\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1594\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1593\ & (\Memory_1|mem~516_regout\)) # (!\Memory_1|mem~1593\ & ((F1L366Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1593\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~516_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1593\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1594\,
	regout => \Memory_1|mem~388_regout\);

-- Location: LC_X16_Y4_N3
\Memory_1|mem~532\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~532_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~532_regout\);

-- Location: LC_X16_Y3_N8
\Memory_1|mem~340\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~340_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~340_regout\);

-- Location: LC_X16_Y6_N1
\Memory_1|mem~404\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1600\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L382Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~340_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~340_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1600\,
	regout => \Memory_1|mem~404_regout\);

-- Location: LC_X16_Y6_N2
\Memory_1|mem~468\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1601\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1600\ & (\Memory_1|mem~532_regout\)) # (!\Memory_1|mem~1600\ & ((F1L446Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1600\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~532_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1600\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1601\,
	regout => \Memory_1|mem~468_regout\);

-- Location: LC_X6_Y6_N6
\Memory_1|mem~484\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~484_regout\ = DFFEAS((((\Mux_Mem_D|Op[13]~13\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~484_regout\);

-- Location: LC_X15_Y10_N9
\Memory_1|mem~292\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~292_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~292_regout\);

-- Location: LC_X11_Y6_N2
\Memory_1|mem~420\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1597\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L398Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~292_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~292_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1597\,
	regout => \Memory_1|mem~420_regout\);

-- Location: LC_X11_Y6_N0
\Memory_1|mem~356\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1598\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1597\ & (\Memory_1|mem~484_regout\)) # (!\Memory_1|mem~1597\ & ((F1L334Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1597\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~484_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1597\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1598\,
	regout => \Memory_1|mem~356_regout\);

-- Location: LC_X11_Y7_N5
\Memory_1|mem~500\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~500_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~500_regout\);

-- Location: LC_X16_Y10_N9
\Memory_1|mem~308\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~308_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[13]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~308_regout\);

-- Location: LC_X11_Y10_N3
\Memory_1|mem~372\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1595\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L350Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~308_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~308_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1595\,
	regout => \Memory_1|mem~372_regout\);

-- Location: LC_X11_Y10_N5
\Memory_1|mem~436\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1596\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1595\ & (\Memory_1|mem~500_regout\)) # (!\Memory_1|mem~1595\ & ((F1L414Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1595\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~500_regout\,
	datac => \Mux_Mem_D|Op[13]~13\,
	datad => \Memory_1|mem~1595\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1596\,
	regout => \Memory_1|mem~436_regout\);

-- Location: LC_X12_Y10_N1
\Memory_1|mem~1599\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1599_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1596\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1598\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1598\,
	datad => \Memory_1|mem~1596\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1599_combout\);

-- Location: LC_X12_Y10_N2
\Memory_1|mem~1602\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1602_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1599_combout\ & ((\Memory_1|mem~1601\))) # (!\Memory_1|mem~1599_combout\ & (\Memory_1|mem~1594\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1594\,
	datac => \Memory_1|mem~1601\,
	datad => \Memory_1|mem~1599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1602_combout\);

-- Location: LC_X12_Y7_N2
\IR|Op[13]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1634\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1623_combout\ & (\Memory_1|mem~1633_combout\)) # (!\Memory_1|mem~1623_combout\ & ((\Memory_1|mem~1602_combout\))))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (((\Memory_1|mem~1623_combout\))))
-- \IR|Op\(13) = DFFEAS(\Memory_1|mem~1634\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1633_combout\,
	datac => \Memory_1|mem~1623_combout\,
	datad => \Memory_1|mem~1602_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1634\,
	regout => \IR|Op\(13));

-- Location: LC_X12_Y7_N3
\Mux_T2|Op[13]~95\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~95_combout\ = (\T2_reg|Op[1]~2_combout\ & (((\T2_reg|Op[1]~1_combout\) # (\Memory_1|mem~1634\)))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[13]~94\ & (!\T2_reg|Op[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[13]~94\,
	datab => \T2_reg|Op[1]~2_combout\,
	datac => \T2_reg|Op[1]~1_combout\,
	datad => \Memory_1|mem~1634\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~95_combout\);

-- Location: LC_X12_Y7_N0
\Mux_T2|Op[13]~96\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[13]~96_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[13]~95_combout\ & (\ALU_1|Op\(13))) # (!\Mux_T2|Op[13]~95_combout\ & ((\Mux_T2|Op[13]~92\))))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[13]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~1_combout\,
	datab => \ALU_1|Op\(13),
	datac => \Mux_T2|Op[13]~92\,
	datad => \Mux_T2|Op[13]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[13]~96_combout\);

-- Location: LC_X12_Y7_N1
\T2_reg|Op[13]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(13) = DFFEAS(((\Mux_T2|Op[13]~96_combout\ & ((!\select_Mux_T2~combout\(0)) # (!\select_Mux_T2~combout\(1))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_T2~combout\(1),
	datac => \select_Mux_T2~combout\(0),
	datad => \Mux_T2|Op[13]~96_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(13));

-- Location: LC_X5_Y11_N5
\Mux_ALU_A|Op[13]~13\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[13]~13_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(13))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \T2_reg|Op\(13),
	datad => \T1_reg|Op\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[13]~13_combout\);

-- Location: LC_X5_Y11_N3
\Mux_ALU_B|Op[13]~26\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[13]~26_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(12))))) # (!\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datac => \T2_reg|Op\(13),
	datad => \T2_reg|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[13]~26_combout\);

-- Location: LC_X5_Y11_N4
\Mux_ALU_B|Op[13]~27\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[13]~27_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[8]~15_combout\,
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[13]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[13]~27_combout\);

-- Location: LC_X6_Y10_N0
\ALU_1|c~27\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~27_combout\ = ((\Mux_ALU_A|Op[12]~12_combout\ & ((\Mux_ALU_B|Op[12]~25_combout\) # (\ALU_1|c~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[12]~25_combout\,
	datac => \Mux_ALU_A|Op[12]~12_combout\,
	datad => \ALU_1|c~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~27_combout\);

-- Location: LC_X6_Y10_N4
\ALU_1|c~34\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~34_combout\ = (\ALU_1|c~26_combout\ & ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~15_combout\,
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[12]~24_combout\,
	datad => \ALU_1|c~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~34_combout\);

-- Location: LC_X6_Y10_N5
\ALU_1|sum~11\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~11_combout\ = \Mux_ALU_B|Op[13]~27_combout\ $ (\Mux_ALU_A|Op[13]~13_combout\ $ (((\ALU_1|c~27_combout\) # (\ALU_1|c~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9996",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[13]~27_combout\,
	datab => \Mux_ALU_A|Op[13]~13_combout\,
	datac => \ALU_1|c~27_combout\,
	datad => \ALU_1|c~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~11_combout\);

-- Location: LC_X4_Y9_N3
\ALU_1|Op[13]~17\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[13]~17_combout\ = (\ALU_1|Equal2~0_combout\ & (((\ALU_1|sum~11_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[13]~27_combout\)) # (!\Mux_ALU_A|Op[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c5cf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[13]~13_combout\,
	datab => \ALU_1|sum~11_combout\,
	datac => \ALU_1|Equal2~0_combout\,
	datad => \Mux_ALU_B|Op[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[13]~17_combout\);

-- Location: LC_X4_Y9_N8
\ALU_1|Op[13]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(13) = ((GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op[13]~17_combout\))) # (!GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Op\(13),
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(13));

-- Location: LC_X4_Y9_N9
\T3_reg|Op[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~48\ = (\select_Mux_RF_D3~combout\(0) & (((\ALU_1|Op\(13))))) # (!\select_Mux_RF_D3~combout\(0) & (((E4_Op[13]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(13),
	datad => \ALU_1|Op\(13),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~48\,
	regout => \T3_reg|Op\(13));

-- Location: LC_X2_Y8_N0
\RF|r6[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[13]~53\ = (\Mux_T1|Op[13]~52\ & (((N1_r6[13]) # (!\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_T1|Op[13]~52\ & (\RF|r2\(13) & ((\Mux_RF_A1|Op[1]~1_combout\))))
-- \RF|r6\(13) = DFFEAS(\Mux_T1|Op[13]~53\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[13]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(13),
	datab => \Mux_T1|Op[13]~52\,
	datac => \Mux_RF_D3|Op[13]~49\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[13]~53\,
	regout => \RF|r6\(13));

-- Location: LC_X3_Y7_N3
\Mux_T1|Op[13]~55\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[13]~55_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[13]~54\ & ((\RF|r7\(13)))) # (!\Mux_T1|Op[13]~54\ & (\RF|r5\(13))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[13]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A1|Op[2]~3_combout\,
	datab => \RF|r5\(13),
	datac => \Mux_T1|Op[13]~54\,
	datad => \RF|r7\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[13]~55_combout\);

-- Location: LC_X7_Y7_N1
\T1_reg|Op[13]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(13) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[13]~55_combout\)))) # (!\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[13]~53\)), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1634\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[13]~53\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1634\,
	datad => \Mux_T1|Op[13]~55_combout\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(13));

-- Location: LC_X8_Y8_N6
\inc|Add0~65\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~65_combout\ = (\T1_reg|Op\(14) $ (((!\inc|Add0~57\ & \inc|Add0~62\) # (\inc|Add0~57\ & \inc|Add0~62COUT1_85\))))
-- \inc|Add0~67\ = CARRY(((!\inc|Add0~62\) # (!\T1_reg|Op\(14))))
-- \inc|Add0~67COUT1_86\ = CARRY(((!\inc|Add0~62COUT1_85\) # (!\T1_reg|Op\(14))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T1_reg|Op\(14),
	cin => \inc|Add0~57\,
	cin0 => \inc|Add0~62\,
	cin1 => \inc|Add0~62COUT1_85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~65_combout\,
	cout0 => \inc|Add0~67\,
	cout1 => \inc|Add0~67COUT1_86\);

-- Location: LC_X3_Y6_N8
\inc|Op[14]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(14) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~65_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inc|Op\(14),
	datab => \inc|Add0~65_combout\,
	datad => \wr_inc~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(14));

-- Location: LC_X3_Y6_N0
\Mux_RF_D3|Op[14]~51\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~51_combout\ = (\Mux_RF_D3|Op[14]~50_combout\ & (((\inc|Op\(14)) # (!\select_Mux_RF_D3~combout\(2))))) # (!\Mux_RF_D3|Op[14]~50_combout\ & (\IR|Op\(7) & (\select_Mux_RF_D3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_D3|Op[14]~50_combout\,
	datab => \IR|Op\(7),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \inc|Op\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~51_combout\);

-- Location: LC_X3_Y6_N1
\RF|r5[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~53\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[14]~52\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[14]~51_combout\))))
-- \RF|r5\(14) = DFFEAS(\Mux_RF_D3|Op[14]~53\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[14]~52\,
	datad => \Mux_RF_D3|Op[14]~51_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~53\,
	regout => \RF|r5\(14));

-- Location: LC_X2_Y9_N2
\RF|r0[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[14]~56\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_RF_A1|Op[1]~1_combout\) # ((\RF|r4\(14))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (!\Mux_RF_A1|Op[1]~1_combout\ & (N1_r0[14])))
-- \RF|r0\(14) = DFFEAS(\Mux_T1|Op[14]~56\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[2]~3_combout\,
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \RF|r4\(14),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[14]~56\,
	regout => \RF|r0\(14));

-- Location: LC_X2_Y9_N9
\RF|r4[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~100\ = (\Mux_RF_A2|Op[2]~0_combout\ & (((N1_r4[14]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(14) & ((!\Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r4\(14) = DFFEAS(\Mux_T2|Op[14]~100\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(14),
	datab => \Mux_RF_A2|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~100\,
	regout => \RF|r4\(14));

-- Location: LC_X1_Y6_N6
\RF|r2[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~101\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_T2|Op[14]~100\ & (\RF|r6\(14))) # (!\Mux_T2|Op[14]~100\ & ((N1_r2[14]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_T2|Op[14]~100\))))
-- \RF|r2\(14) = DFFEAS(\Mux_T2|Op[14]~101\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(14),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_T2|Op[14]~100\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~101\,
	regout => \RF|r2\(14));

-- Location: LC_X2_Y10_N1
\RF|r6[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[14]~57\ = (\Mux_T1|Op[14]~56\ & (((N1_r6[14]) # (!\Mux_RF_A1|Op[1]~1_combout\)))) # (!\Mux_T1|Op[14]~56\ & (\RF|r2\(14) & ((\Mux_RF_A1|Op[1]~1_combout\))))
-- \RF|r6\(14) = DFFEAS(\Mux_T1|Op[14]~57\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[14]~56\,
	datab => \RF|r2\(14),
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_RF_A1|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[14]~57\,
	regout => \RF|r6\(14));

-- Location: LC_X2_Y6_N9
\RF|r3[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~98\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[14]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(14) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(14) = DFFEAS(\Mux_T2|Op[14]~98\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(14),
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~98\,
	regout => \RF|r3\(14));

-- Location: LC_X2_Y6_N0
\RF|r1[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[14]~58\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(14)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[14] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(14) = DFFEAS(\Mux_T1|Op[14]~58\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(14),
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[14]~58\,
	regout => \RF|r1\(14));

-- Location: LC_X1_Y6_N1
\RF|r7[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~99\ = (\Mux_T2|Op[14]~98\ & (((N1_r7[14]) # (!\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_T2|Op[14]~98\ & (\RF|r5\(14) & ((\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r7\(14) = DFFEAS(\Mux_T2|Op[14]~99\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[14]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r5\(14),
	datab => \Mux_T2|Op[14]~98\,
	datac => \Mux_RF_D3|Op[14]~53\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~99\,
	regout => \RF|r7\(14));

-- Location: LC_X1_Y6_N2
\Mux_T2|Op[14]~102\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~102_combout\ = (\T2_reg|Op[1]~2_combout\ & (\T2_reg|Op[1]~1_combout\)) # (!\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[14]~99\))) # (!\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[14]~101\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \Mux_T2|Op[14]~101\,
	datad => \Mux_T2|Op[14]~99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~102_combout\);

-- Location: LC_X4_Y13_N0
\Memory_1|mem~613\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[14]~14\ = (\select_Mux_Mem_D~combout\ & (((\T2_reg|Op\(14))))) # (!\select_Mux_Mem_D~combout\ & (((\T1_reg|Op\(14)))))
-- \Memory_1|mem~613_regout\ = DFFEAS(\Mux_Mem_D|Op[14]~14\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(14),
	datad => \T2_reg|Op\(14),
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[14]~14\,
	regout => \Memory_1|mem~613_regout\);

-- Location: LC_X19_Y7_N9
\Memory_1|mem~1013\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1013_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1013_regout\);

-- Location: LC_X19_Y12_N2
\Memory_1|mem~821\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~821_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~821_regout\);

-- Location: LC_X13_Y12_N8
\Memory_1|mem~949\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1666\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L927Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~821_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~821_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1666\,
	regout => \Memory_1|mem~949_regout\);

-- Location: LC_X13_Y12_N9
\Memory_1|mem~885\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1667\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1666\ & (\Memory_1|mem~1013_regout\)) # (!\Memory_1|mem~1666\ & ((F1L863Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1666\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1013_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1666\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1667\,
	regout => \Memory_1|mem~885_regout\);

-- Location: LC_X8_Y4_N6
\Memory_1|mem~1045\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1045_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1045_regout\);

-- Location: LC_X18_Y4_N4
\Memory_1|mem~853\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~853_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~853_regout\);

-- Location: LC_X10_Y8_N9
\Memory_1|mem~981\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1673\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L959Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~853_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~853_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1673\,
	regout => \Memory_1|mem~981_regout\);

-- Location: LC_X10_Y8_N0
\Memory_1|mem~917\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1674\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1673\ & (\Memory_1|mem~1045_regout\)) # (!\Memory_1|mem~1673\ & ((F1L895Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1673\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1045_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1673\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1674\,
	regout => \Memory_1|mem~917_regout\);

-- Location: LC_X17_Y9_N0
\Memory_1|mem~997\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~997_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~997_regout\);

-- Location: LC_X18_Y4_N7
\Memory_1|mem~805\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~805_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~805_regout\);

-- Location: LC_X17_Y8_N2
\Memory_1|mem~869\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1670\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L847Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~805_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~805_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1670\,
	regout => \Memory_1|mem~869_regout\);

-- Location: LC_X17_Y8_N3
\Memory_1|mem~933\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1671\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1670\ & (\Memory_1|mem~997_regout\)) # (!\Memory_1|mem~1670\ & ((F1L911Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1670\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~997_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1670\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1671\,
	regout => \Memory_1|mem~933_regout\);

-- Location: LC_X18_Y12_N6
\Memory_1|mem~1029\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1029_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1029_regout\);

-- Location: LC_X19_Y9_N2
\Memory_1|mem~837\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~837_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~837_regout\);

-- Location: LC_X16_Y9_N6
\Memory_1|mem~901\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1668\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L879Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~837_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~837_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1668\,
	regout => \Memory_1|mem~901_regout\);

-- Location: LC_X16_Y9_N7
\Memory_1|mem~965\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1669\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1668\ & (\Memory_1|mem~1029_regout\)) # (!\Memory_1|mem~1668\ & ((F1L943Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1668\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1029_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1668\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1669\,
	regout => \Memory_1|mem~965_regout\);

-- Location: LC_X12_Y9_N6
\Memory_1|mem~1672\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1672_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & (\Mux_Mem_A|Op[1]~0_combout\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1669\))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1671\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1671\,
	datad => \Memory_1|mem~1669\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1672_combout\);

-- Location: LC_X12_Y9_N7
\Memory_1|mem~1675\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1675_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1672_combout\ & ((\Memory_1|mem~1674\))) # (!\Memory_1|mem~1672_combout\ & (\Memory_1|mem~1667\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1667\,
	datac => \Memory_1|mem~1674\,
	datad => \Memory_1|mem~1672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1675_combout\);

-- Location: LC_X11_Y13_N0
\Memory_1|mem~629\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1635\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L607Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~613_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~613_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1635\,
	regout => \Memory_1|mem~629_regout\);

-- Location: LC_X18_Y12_N8
\Memory_1|mem~661\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~661_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~661_regout\);

-- Location: LC_X11_Y13_N8
\Memory_1|mem~645\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1636\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1635\ & ((\Memory_1|mem~661_regout\))) # (!\Memory_1|mem~1635\ & (F1L623Q)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1635\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1635\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~661_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1636\,
	regout => \Memory_1|mem~645_regout\);

-- Location: LC_X17_Y13_N7
\Memory_1|mem~789\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~789_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~789_regout\);

-- Location: LC_X19_Y11_N8
\Memory_1|mem~741\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~741_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~741_regout\);

-- Location: LC_X16_Y11_N2
\Memory_1|mem~757\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1642\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L735Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~741_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~741_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1642\,
	regout => \Memory_1|mem~757_regout\);

-- Location: LC_X16_Y11_N3
\Memory_1|mem~773\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1643\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1642\ & (\Memory_1|mem~789_regout\)) # (!\Memory_1|mem~1642\ & ((F1L751Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1642\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~789_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1642\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1643\,
	regout => \Memory_1|mem~773_regout\);

-- Location: LC_X17_Y12_N9
\Memory_1|mem~725\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~725_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~725_regout\);

-- Location: LC_X16_Y7_N0
\Memory_1|mem~677\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~677_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~677_regout\);

-- Location: LC_X13_Y9_N8
\Memory_1|mem~709\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1637\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L687Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~677_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~677_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1637\,
	regout => \Memory_1|mem~709_regout\);

-- Location: LC_X13_Y9_N0
\Memory_1|mem~693\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1638\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1637\ & (\Memory_1|mem~725_regout\)) # (!\Memory_1|mem~1637\ & ((F1L671Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1637\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~725_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1637\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1638\,
	regout => \Memory_1|mem~693_regout\);

-- Location: LC_X16_Y12_N8
\Memory_1|mem~597\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~597_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~597_regout\);

-- Location: LC_X17_Y12_N1
\Memory_1|mem~549\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~549_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~549_regout\);

-- Location: LC_X15_Y11_N9
\Memory_1|mem~581\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1639\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L559Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~549_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~549_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1639\,
	regout => \Memory_1|mem~581_regout\);

-- Location: LC_X15_Y11_N7
\Memory_1|mem~565\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1640\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1639\ & (\Memory_1|mem~597_regout\)) # (!\Memory_1|mem~1639\ & ((F1L543Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1639\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~597_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1639\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1640\,
	regout => \Memory_1|mem~565_regout\);

-- Location: LC_X10_Y9_N3
\Memory_1|mem~1641\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1641_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1638\)) # (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1640\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1638\,
	datad => \Memory_1|mem~1640\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1641_combout\);

-- Location: LC_X10_Y9_N2
\Memory_1|mem~1644\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1644_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1641_combout\ & ((\Memory_1|mem~1643\))) # (!\Memory_1|mem~1641_combout\ & (\Memory_1|mem~1636\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1636\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Memory_1|mem~1643\,
	datad => \Memory_1|mem~1641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1644_combout\);

-- Location: LC_X5_Y12_N3
\Memory_1|mem~277\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~277_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~277_regout\);

-- Location: LC_X5_Y11_N6
\Memory_1|mem~229\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~229_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~229_regout\);

-- Location: LC_X10_Y9_N7
\Memory_1|mem~261\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1662\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L239Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~229_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~229_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1662\,
	regout => \Memory_1|mem~261_regout\);

-- Location: LC_X10_Y9_N4
\Memory_1|mem~245\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1663\ = (\Memory_1|mem~1662\ & ((\Memory_1|mem~277_regout\) # ((!\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Memory_1|mem~1662\ & (((F1L223Q & \Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~277_regout\,
	datab => \Memory_1|mem~1662\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1663\,
	regout => \Memory_1|mem~245_regout\);

-- Location: LC_X19_Y5_N3
\Memory_1|mem~213\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~213_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~213_regout\);

-- Location: LC_X15_Y3_N2
\Memory_1|mem~165\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~165_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~165_regout\);

-- Location: LC_X15_Y7_N2
\Memory_1|mem~181\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1655\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & ((F1L159Q))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~165_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~165_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1655\,
	regout => \Memory_1|mem~181_regout\);

-- Location: LC_X15_Y7_N3
\Memory_1|mem~197\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1656\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1655\ & (\Memory_1|mem~213_regout\)) # (!\Memory_1|mem~1655\ & ((F1L175Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1655\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~213_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1655\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1656\,
	regout => \Memory_1|mem~197_regout\);

-- Location: LC_X6_Y13_N6
\Memory_1|mem~85\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~85_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~85_regout\);

-- Location: LC_X6_Y13_N5
\Memory_1|mem~37\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~37_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~37_regout\);

-- Location: LC_X6_Y11_N8
\Memory_1|mem~53\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1659\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L31Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~37_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~37_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1659\,
	regout => \Memory_1|mem~53_regout\);

-- Location: LC_X6_Y11_N5
\Memory_1|mem~69\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1660\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1659\ & (\Memory_1|mem~85_regout\)) # (!\Memory_1|mem~1659\ & ((F1L47Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1659\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~85_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1659\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1660\,
	regout => \Memory_1|mem~69_regout\);

-- Location: LC_X5_Y13_N7
\Memory_1|mem~149\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~149_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~149_regout\);

-- Location: LC_X11_Y12_N6
\Memory_1|mem~101\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~101_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~101_regout\);

-- Location: LC_X10_Y12_N3
\Memory_1|mem~133\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1657\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L111Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~101_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~101_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1657\,
	regout => \Memory_1|mem~133_regout\);

-- Location: LC_X10_Y12_N0
\Memory_1|mem~117\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1658\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1657\ & (\Memory_1|mem~149_regout\)) # (!\Memory_1|mem~1657\ & ((F1L95Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1657\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~149_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1657\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1658\,
	regout => \Memory_1|mem~117_regout\);

-- Location: LC_X10_Y9_N5
\Memory_1|mem~1661\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1661_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((\Memory_1|mem~1658\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1660\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1660\,
	datad => \Memory_1|mem~1658\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1661_combout\);

-- Location: LC_X10_Y9_N6
\Memory_1|mem~1664\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1664_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1661_combout\ & (\Memory_1|mem~1663\)) # (!\Memory_1|mem~1661_combout\ & ((\Memory_1|mem~1656\))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1663\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1656\,
	datad => \Memory_1|mem~1661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1664_combout\);

-- Location: LC_X7_Y6_N7
\Memory_1|mem~501\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~501_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~501_regout\);

-- Location: LC_X12_Y12_N9
\Memory_1|mem~309\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~309_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~309_regout\);

-- Location: LC_X8_Y9_N9
\Memory_1|mem~373\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1647\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((F1L351Q)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~309_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~309_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1647\,
	regout => \Memory_1|mem~373_regout\);

-- Location: LC_X8_Y9_N4
\Memory_1|mem~437\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1648\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1647\ & (\Memory_1|mem~501_regout\)) # (!\Memory_1|mem~1647\ & ((F1L415Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1647\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~501_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1647\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1648\,
	regout => \Memory_1|mem~437_regout\);

-- Location: LC_X8_Y6_N0
\Memory_1|mem~485\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~485_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~485_regout\);

-- Location: LC_X14_Y2_N3
\Memory_1|mem~293\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~293_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~293_regout\);

-- Location: LC_X9_Y6_N2
\Memory_1|mem~421\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1649\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L399Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~293_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~293_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1649\,
	regout => \Memory_1|mem~421_regout\);

-- Location: LC_X9_Y6_N6
\Memory_1|mem~357\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1650\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1649\ & (\Memory_1|mem~485_regout\)) # (!\Memory_1|mem~1649\ & ((F1L335Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1649\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~485_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1649\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1650\,
	regout => \Memory_1|mem~357_regout\);

-- Location: LC_X8_Y9_N7
\Memory_1|mem~1651\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1651_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & (\Mux_Mem_A|Op[0]~1_combout\)) # (!\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~1648\)) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1650\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Memory_1|mem~1648\,
	datad => \Memory_1|mem~1650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1651_combout\);

-- Location: LC_X12_Y4_N6
\Memory_1|mem~517\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~517_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~517_regout\);

-- Location: LC_X13_Y4_N2
\Memory_1|mem~325\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~325_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~325_regout\);

-- Location: LC_X13_Y6_N0
\Memory_1|mem~453\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1645\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L431Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~325_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~325_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1645\,
	regout => \Memory_1|mem~453_regout\);

-- Location: LC_X13_Y6_N1
\Memory_1|mem~389\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1646\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1645\ & (\Memory_1|mem~517_regout\)) # (!\Memory_1|mem~1645\ & ((F1L367Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1645\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~517_regout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1645\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1646\,
	regout => \Memory_1|mem~389_regout\);

-- Location: LC_X18_Y5_N3
\Memory_1|mem~533\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~533_regout\ = DFFEAS((((\Mux_Mem_D|Op[14]~14\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~533_regout\);

-- Location: LC_X15_Y3_N9
\Memory_1|mem~341\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~341_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[14]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~341_regout\);

-- Location: LC_X13_Y5_N7
\Memory_1|mem~405\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1652\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L383Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~341_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~341_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1652\,
	regout => \Memory_1|mem~405_regout\);

-- Location: LC_X13_Y5_N8
\Memory_1|mem~469\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1653\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1652\ & (\Memory_1|mem~533_regout\)) # (!\Memory_1|mem~1652\ & ((F1L447Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1652\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~533_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[14]~14\,
	datad => \Memory_1|mem~1652\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1653\,
	regout => \Memory_1|mem~469_regout\);

-- Location: LC_X8_Y9_N2
\Memory_1|mem~1654\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1654_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1651_combout\ & ((\Memory_1|mem~1653\))) # (!\Memory_1|mem~1651_combout\ & (\Memory_1|mem~1646\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1651_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1651_combout\,
	datac => \Memory_1|mem~1646\,
	datad => \Memory_1|mem~1653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1654_combout\);

-- Location: LC_X9_Y9_N0
\Memory_1|mem~1665\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1665_combout\ = (\Mux_Mem_A|Op[5]~4_combout\ & (\Mux_Mem_A|Op[4]~5_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & ((\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1654_combout\))) # (!\Mux_Mem_A|Op[4]~5_combout\ & 
-- (\Memory_1|mem~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Mux_Mem_A|Op[4]~5_combout\,
	datac => \Memory_1|mem~1664_combout\,
	datad => \Memory_1|mem~1654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1665_combout\);

-- Location: LC_X9_Y9_N1
\IR|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1676\ = (\Mux_Mem_A|Op[5]~4_combout\ & ((\Memory_1|mem~1665_combout\ & (\Memory_1|mem~1675_combout\)) # (!\Memory_1|mem~1665_combout\ & ((\Memory_1|mem~1644_combout\))))) # (!\Mux_Mem_A|Op[5]~4_combout\ & (((\Memory_1|mem~1665_combout\))))
-- \IR|Op\(14) = DFFEAS(\Memory_1|mem~1676\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[5]~4_combout\,
	datab => \Memory_1|mem~1675_combout\,
	datac => \Memory_1|mem~1644_combout\,
	datad => \Memory_1|mem~1665_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1676\,
	regout => \IR|Op\(14));

-- Location: LC_X10_Y11_N8
\Mux_T2|Op[14]~103\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[14]~103_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\Mux_T2|Op[14]~102_combout\ & ((\ALU_1|Op\(14)))) # (!\Mux_T2|Op[14]~102_combout\ & (\Memory_1|mem~1676\)))) # (!\T2_reg|Op[1]~2_combout\ & (\Mux_T2|Op[14]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \Mux_T2|Op[14]~102_combout\,
	datac => \Memory_1|mem~1676\,
	datad => \ALU_1|Op\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[14]~103_combout\);

-- Location: LC_X10_Y11_N9
\T2_reg|Op[14]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(14) = DFFEAS(((\Mux_T2|Op[14]~103_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[14]~103_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(14));

-- Location: LC_X5_Y11_N9
\Mux_ALU_A|Op[14]~14\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[14]~14_combout\ = ((\select_Mux_ALU_A~combout\ & (\T2_reg|Op\(14))) # (!\select_Mux_ALU_A~combout\ & ((\T1_reg|Op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(14),
	datac => \T1_reg|Op\(14),
	datad => \select_Mux_ALU_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[14]~14_combout\);

-- Location: LC_X5_Y11_N0
\Mux_ALU_B|Op[14]~28\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[14]~28_combout\ = ((\select_Mux_ALU_B~combout\(0) & ((\T2_reg|Op\(13)))) # (!\select_Mux_ALU_B~combout\(0) & (\T2_reg|Op\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \T2_reg|Op\(14),
	datac => \T2_reg|Op\(13),
	datad => \select_Mux_ALU_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[14]~28_combout\);

-- Location: LC_X5_Y11_N1
\Mux_ALU_B|Op[14]~29\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[14]~29_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[8]~15_combout\,
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[14]~29_combout\);

-- Location: LC_X6_Y10_N1
\ALU_1|c~28\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~28_combout\ = (\Mux_ALU_B|Op[13]~27_combout\ & ((\Mux_ALU_A|Op[13]~13_combout\) # ((\ALU_1|c~34_combout\) # (\ALU_1|c~27_combout\)))) # (!\Mux_ALU_B|Op[13]~27_combout\ & (\Mux_ALU_A|Op[13]~13_combout\ & ((\ALU_1|c~34_combout\) # 
-- (\ALU_1|c~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[13]~27_combout\,
	datab => \Mux_ALU_A|Op[13]~13_combout\,
	datac => \ALU_1|c~34_combout\,
	datad => \ALU_1|c~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~28_combout\);

-- Location: LC_X3_Y10_N8
\ALU_1|Op[14]~18\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[14]~18_combout\ = (\ALU_1|Equal2~0_combout\ & (\Mux_ALU_A|Op[14]~14_combout\ $ (\Mux_ALU_B|Op[14]~29_combout\ $ (\ALU_1|c~28_combout\)))) # (!\ALU_1|Equal2~0_combout\ & (((!\Mux_ALU_B|Op[14]~29_combout\)) # (!\Mux_ALU_A|Op[14]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal2~0_combout\,
	datab => \Mux_ALU_A|Op[14]~14_combout\,
	datac => \Mux_ALU_B|Op[14]~29_combout\,
	datad => \ALU_1|c~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[14]~18_combout\);

-- Location: LC_X4_Y6_N3
\ALU_1|Op[14]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(14) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[14]~18_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op[14]~18_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(14));

-- Location: LC_X3_Y6_N7
\T3_reg|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~52\ = ((\select_Mux_RF_D3~combout\(0) & (\ALU_1|Op\(14))) # (!\select_Mux_RF_D3~combout\(0) & ((E4_Op[14]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op\(14),
	datac => \inc|Op\(14),
	datad => \select_Mux_RF_D3~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~52\,
	regout => \T3_reg|Op\(14));

-- Location: LC_X2_Y6_N8
\Mux_T1|Op[14]~59\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[14]~59_combout\ = (\Mux_T1|Op[14]~58\ & (((\RF|r7\(14)) # (!\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_T1|Op[14]~58\ & (\RF|r5\(14) & ((\Mux_RF_A1|Op[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r5\(14),
	datab => \RF|r7\(14),
	datac => \Mux_T1|Op[14]~58\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[14]~59_combout\);

-- Location: LC_X8_Y11_N4
\T1_reg|Op[14]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(14) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[14]~59_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[14]~57\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1676\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_T1|Op[14]~59_combout\,
	datab => \Mux_RF_A1|Op[0]~5_combout\,
	datac => \Memory_1|mem~1676\,
	datad => \Mux_T1|Op[14]~57\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(14));

-- Location: LC_X8_Y8_N7
\inc|Add0~70\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~70_combout\ = (((!\inc|Add0~57\ & \inc|Add0~67\) # (\inc|Add0~57\ & \inc|Add0~67COUT1_86\) $ (!\T1_reg|Op\(15))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \T1_reg|Op\(15),
	cin => \inc|Add0~57\,
	cin0 => \inc|Add0~67\,
	cin1 => \inc|Add0~67COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~70_combout\);

-- Location: LC_X3_Y6_N2
\inc|Op[15]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(15) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~70_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \wr_inc~combout\,
	datac => \inc|Op\(15),
	datad => \inc|Add0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(15));

-- Location: LC_X7_Y7_N9
\Mux_RF_D3|Op[15]~54\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~54_combout\ = (\select_Mux_RF_D3~combout\(0) & (\select_Mux_RF_D3~combout\(2))) # (!\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(2) & ((\IR|Op\(8)))) # (!\select_Mux_RF_D3~combout\(2) & (\T1_reg|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \T1_reg|Op\(15),
	datad => \IR|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~54_combout\);

-- Location: LC_X3_Y6_N3
\Mux_RF_D3|Op[15]~55\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~55_combout\ = (\select_Mux_RF_D3~combout\(0) & ((\Mux_RF_D3|Op[15]~54_combout\ & ((\inc|Op\(15)))) # (!\Mux_RF_D3|Op[15]~54_combout\ & (\T2_reg|Op\(15))))) # (!\select_Mux_RF_D3~combout\(0) & (\Mux_RF_D3|Op[15]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \Mux_RF_D3|Op[15]~54_combout\,
	datac => \T2_reg|Op\(15),
	datad => \inc|Op\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~55_combout\);

-- Location: LC_X3_Y6_N4
\RF|r5[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~57\ = (\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2) & (\Mux_RF_D3|Op[15]~56\))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[15]~55_combout\))))
-- \RF|r5\(15) = DFFEAS(\Mux_RF_D3|Op[15]~57\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[15]~56\,
	datad => \Mux_RF_D3|Op[15]~55_combout\,
	aclr => GND,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~57\,
	regout => \RF|r5\(15));

-- Location: LC_X1_Y6_N5
\RF|r7[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~106\ = (\Mux_RF_A2|Op[2]~0_combout\ & ((\Mux_T2|Op[15]~105\ & (N1_r7[15])) # (!\Mux_T2|Op[15]~105\ & ((\RF|r5\(15)))))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\Mux_T2|Op[15]~105\))
-- \RF|r7\(15) = DFFEAS(\Mux_T2|Op[15]~106\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0_combout\,
	datab => \Mux_T2|Op[15]~105\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \RF|r5\(15),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~106\,
	regout => \RF|r7\(15));

-- Location: LC_X3_Y7_N6
\RF|r4[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~107\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0_combout\ & ((N1_r4[15]))) # (!\Mux_RF_A2|Op[2]~0_combout\ & (\RF|r0\(15)))))
-- \RF|r4\(15) = DFFEAS(\Mux_T2|Op[15]~107\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~5_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(15),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~107\,
	regout => \RF|r4\(15));

-- Location: LC_X3_Y7_N7
\RF|r0[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[15]~60\ = (\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_RF_A1|Op[2]~3_combout\ & (\RF|r4\(15))) # (!\Mux_RF_A1|Op[2]~3_combout\ & ((N1_r0[15])))))
-- \RF|r0\(15) = DFFEAS(\Mux_T1|Op[15]~60\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r4\(15),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[15]~60\,
	regout => \RF|r0\(15));

-- Location: LC_X2_Y10_N5
\RF|r2[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~108\ = (\Mux_T2|Op[15]~107\ & ((\RF|r6\(15)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_T2|Op[15]~107\ & (((N1_r2[15] & \Mux_RF_A2|Op[1]~1_combout\))))
-- \RF|r2\(15) = DFFEAS(\Mux_T2|Op[15]~108\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~4_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(15),
	datab => \Mux_T2|Op[15]~107\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~108\,
	regout => \RF|r2\(15));

-- Location: LC_X2_Y10_N6
\RF|r6[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[15]~61\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\Mux_T1|Op[15]~60\ & ((N1_r6[15]))) # (!\Mux_T1|Op[15]~60\ & (\RF|r2\(15))))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((\Mux_T1|Op[15]~60\))))
-- \RF|r6\(15) = DFFEAS(\Mux_T1|Op[15]~61\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r2\(15),
	datab => \Mux_RF_A1|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_T1|Op[15]~60\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[15]~61\,
	regout => \RF|r6\(15));

-- Location: LC_X13_Y4_N3
\Memory_1|mem~326\ : maxv_lcell
-- Equation(s):
-- \Mux_Mem_D|Op[15]~15\ = ((\select_Mux_Mem_D~combout\ & ((\T2_reg|Op\(15)))) # (!\select_Mux_Mem_D~combout\ & (\T1_reg|Op\(15))))
-- \Memory_1|mem~326_regout\ = DFFEAS(\Mux_Mem_D|Op[15]~15\, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_Mem_D~combout\,
	datac => \T1_reg|Op\(15),
	datad => \T2_reg|Op\(15),
	aclr => GND,
	ena => \Memory_1|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_Mem_D|Op[15]~15\,
	regout => \Memory_1|mem~326_regout\);

-- Location: LC_X16_Y5_N7
\Memory_1|mem~1046\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1046_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1798_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1046_regout\);

-- Location: LC_X18_Y5_N1
\Memory_1|mem~854\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~854_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~854_regout\);

-- Location: LC_X15_Y5_N3
\Memory_1|mem~982\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1715\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L960Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~854_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~854_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1715\,
	regout => \Memory_1|mem~982_regout\);

-- Location: LC_X15_Y5_N4
\Memory_1|mem~918\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1716\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1715\ & (\Memory_1|mem~1046_regout\)) # (!\Memory_1|mem~1715\ & ((F1L896Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1715\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1046_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1715\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1716\,
	regout => \Memory_1|mem~918_regout\);

-- Location: LC_X19_Y6_N6
\Memory_1|mem~1014\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1014_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1786_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1014_regout\);

-- Location: LC_X20_Y6_N9
\Memory_1|mem~822\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~822_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1785_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~822_regout\);

-- Location: LC_X17_Y6_N8
\Memory_1|mem~950\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1708\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L928Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~822_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~822_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1708\,
	regout => \Memory_1|mem~950_regout\);

-- Location: LC_X17_Y6_N9
\Memory_1|mem~886\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1709\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1708\ & (\Memory_1|mem~1014_regout\)) # (!\Memory_1|mem~1708\ & ((F1L864Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1708\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~1014_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1708\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1709\,
	regout => \Memory_1|mem~886_regout\);

-- Location: LC_X20_Y9_N6
\Memory_1|mem~1030\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1030_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~1030_regout\);

-- Location: LC_X20_Y8_N2
\Memory_1|mem~838\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~838_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1789_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~838_regout\);

-- Location: LC_X16_Y8_N2
\Memory_1|mem~902\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1710\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L880Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~838_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~838_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1710\,
	regout => \Memory_1|mem~902_regout\);

-- Location: LC_X16_Y8_N3
\Memory_1|mem~966\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1711\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1710\ & (\Memory_1|mem~1030_regout\)) # (!\Memory_1|mem~1710\ & ((F1L944Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1710\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~1030_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1710\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1711\,
	regout => \Memory_1|mem~966_regout\);

-- Location: LC_X17_Y9_N5
\Memory_1|mem~998\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~998_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~998_regout\);

-- Location: LC_X18_Y6_N3
\Memory_1|mem~806\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~806_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1793_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~806_regout\);

-- Location: LC_X18_Y9_N2
\Memory_1|mem~870\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1712\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L848Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~806_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~806_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1712\,
	regout => \Memory_1|mem~870_regout\);

-- Location: LC_X12_Y9_N9
\Memory_1|mem~934\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1713\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1712\ & (\Memory_1|mem~998_regout\)) # (!\Memory_1|mem~1712\ & ((F1L912Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1712\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[3]~3_combout\,
	datab => \Memory_1|mem~998_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1712\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1713\,
	regout => \Memory_1|mem~934_regout\);

-- Location: LC_X12_Y9_N3
\Memory_1|mem~1714\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1714_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1711\) # ((\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((!\Mux_Mem_A|Op[0]~1_combout\ & \Memory_1|mem~1713\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1711\,
	datac => \Mux_Mem_A|Op[0]~1_combout\,
	datad => \Memory_1|mem~1713\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1714_combout\);

-- Location: LC_X12_Y9_N4
\Memory_1|mem~1717\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1717_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1714_combout\ & (\Memory_1|mem~1716\)) # (!\Memory_1|mem~1714_combout\ & ((\Memory_1|mem~1709\))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~1716\,
	datac => \Memory_1|mem~1709\,
	datad => \Memory_1|mem~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1717_combout\);

-- Location: LC_X20_Y6_N3
\Memory_1|mem~534\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~534_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1766_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~534_regout\);

-- Location: LC_X15_Y3_N7
\Memory_1|mem~342\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~342_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1765_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~342_regout\);

-- Location: LC_X15_Y6_N1
\Memory_1|mem~406\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1684\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L384Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~342_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~342_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1684\,
	regout => \Memory_1|mem~406_regout\);

-- Location: LC_X15_Y6_N2
\Memory_1|mem~470\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1685\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1684\ & (\Memory_1|mem~534_regout\)) # (!\Memory_1|mem~1684\ & ((F1L448Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1684\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~534_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1684\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1685\,
	regout => \Memory_1|mem~470_regout\);

-- Location: LC_X12_Y6_N7
\Memory_1|mem~518\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~518_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1754_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~518_regout\);

-- Location: LC_X13_Y4_N8
\Memory_1|mem~454\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1677\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((F1L432Q))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~326_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~326_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1677\,
	regout => \Memory_1|mem~454_regout\);

-- Location: LC_X12_Y6_N8
\Memory_1|mem~390\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1678\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1677\ & (\Memory_1|mem~518_regout\)) # (!\Memory_1|mem~1677\ & ((F1L368Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1677\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~518_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1677\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1678\,
	regout => \Memory_1|mem~390_regout\);

-- Location: LC_X10_Y5_N0
\Memory_1|mem~486\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~486_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~486_regout\);

-- Location: LC_X14_Y2_N2
\Memory_1|mem~294\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~294_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1761_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~294_regout\);

-- Location: LC_X11_Y6_N5
\Memory_1|mem~422\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1681\ = (\Mux_Mem_A|Op[3]~3_combout\ & (((F1L400Q) # (\Mux_Mem_A|Op[2]~2_combout\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~294_regout\ & ((!\Mux_Mem_A|Op[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~294_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[2]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1681\,
	regout => \Memory_1|mem~422_regout\);

-- Location: LC_X11_Y6_N6
\Memory_1|mem~358\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1682\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1681\ & (\Memory_1|mem~486_regout\)) # (!\Memory_1|mem~1681\ & ((F1L336Q))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1681\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~486_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1681\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1682\,
	regout => \Memory_1|mem~358_regout\);

-- Location: LC_X16_Y5_N1
\Memory_1|mem~502\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~502_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1758_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~502_regout\);

-- Location: LC_X19_Y10_N4
\Memory_1|mem~310\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~310_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1757_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~310_regout\);

-- Location: LC_X13_Y8_N8
\Memory_1|mem~374\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1679\ = (\Mux_Mem_A|Op[2]~2_combout\ & (((F1L352Q) # (\Mux_Mem_A|Op[3]~3_combout\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (\Memory_1|mem~310_regout\ & ((!\Mux_Mem_A|Op[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~310_regout\,
	datab => \Mux_Mem_A|Op[2]~2_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[3]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1679\,
	regout => \Memory_1|mem~374_regout\);

-- Location: LC_X12_Y9_N0
\Memory_1|mem~438\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1680\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1679\ & (\Memory_1|mem~502_regout\)) # (!\Memory_1|mem~1679\ & ((F1L416Q))))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1679\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~502_regout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1679\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1680\,
	regout => \Memory_1|mem~438_regout\);

-- Location: LC_X12_Y9_N1
\Memory_1|mem~1683\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1683_combout\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\) # ((\Memory_1|mem~1680\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~1682\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Memory_1|mem~1682\,
	datad => \Memory_1|mem~1680\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1683_combout\);

-- Location: LC_X12_Y9_N2
\Memory_1|mem~1686\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1686_combout\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1683_combout\ & (\Memory_1|mem~1685\)) # (!\Memory_1|mem~1683_combout\ & ((\Memory_1|mem~1678\))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Memory_1|mem~1685\,
	datac => \Memory_1|mem~1678\,
	datad => \Memory_1|mem~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1686_combout\);

-- Location: LC_X19_Y10_N6
\Memory_1|mem~790\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~790_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1750_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~790_regout\);

-- Location: LC_X19_Y11_N1
\Memory_1|mem~742\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~742_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1748_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~742_regout\);

-- Location: LC_X16_Y11_N9
\Memory_1|mem~758\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1694\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L736Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~742_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~742_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1694\,
	regout => \Memory_1|mem~758_regout\);

-- Location: LC_X16_Y11_N8
\Memory_1|mem~774\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1695\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1694\ & (\Memory_1|mem~790_regout\)) # (!\Memory_1|mem~1694\ & ((F1L752Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1694\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~790_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1694\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1695\,
	regout => \Memory_1|mem~774_regout\);

-- Location: LC_X18_Y13_N8
\Memory_1|mem~662\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~662_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1726_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~662_regout\);

-- Location: LC_X13_Y13_N0
\Memory_1|mem~614\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~614_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~614_regout\);

-- Location: LC_X12_Y13_N2
\Memory_1|mem~630\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1687\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L608Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~614_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~614_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1687\,
	regout => \Memory_1|mem~630_regout\);

-- Location: LC_X12_Y13_N3
\Memory_1|mem~646\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1688\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1687\ & (\Memory_1|mem~662_regout\)) # (!\Memory_1|mem~1687\ & ((F1L624Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1687\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~662_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1687\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1688\,
	regout => \Memory_1|mem~646_regout\);

-- Location: LC_X16_Y13_N5
\Memory_1|mem~598\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~598_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1742_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~598_regout\);

-- Location: LC_X15_Y13_N4
\Memory_1|mem~550\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~550_regout\ = DFFEAS((((\Mux_Mem_D|Op[15]~15\))), GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	ena => \Memory_1|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~550_regout\);

-- Location: LC_X10_Y13_N1
\Memory_1|mem~582\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1691\ = (\Mux_Mem_A|Op[1]~0_combout\ & (((F1L560Q) # (\Mux_Mem_A|Op[0]~1_combout\)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~550_regout\ & ((!\Mux_Mem_A|Op[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~550_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[0]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1691\,
	regout => \Memory_1|mem~582_regout\);

-- Location: LC_X10_Y13_N2
\Memory_1|mem~566\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1692\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1691\ & (\Memory_1|mem~598_regout\)) # (!\Memory_1|mem~1691\ & ((F1L544Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1691\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~598_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1691\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1692\,
	regout => \Memory_1|mem~566_regout\);

-- Location: LC_X16_Y13_N0
\Memory_1|mem~726\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~726_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1734_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~726_regout\);

-- Location: LC_X16_Y7_N5
\Memory_1|mem~678\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~678_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1732_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~678_regout\);

-- Location: LC_X13_Y9_N6
\Memory_1|mem~710\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1689\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L688Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~678_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~678_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1689\,
	regout => \Memory_1|mem~710_regout\);

-- Location: LC_X13_Y9_N7
\Memory_1|mem~694\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1690\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1689\ & (\Memory_1|mem~726_regout\)) # (!\Memory_1|mem~1689\ & ((F1L672Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1689\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~726_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1689\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1690\,
	regout => \Memory_1|mem~694_regout\);

-- Location: LC_X11_Y9_N1
\Memory_1|mem~1693\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1693_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & (\Mux_Mem_A|Op[3]~3_combout\)) # (!\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1690\))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1692\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1692\,
	datad => \Memory_1|mem~1690\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1693_combout\);

-- Location: LC_X11_Y9_N0
\Memory_1|mem~1696\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1696_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Memory_1|mem~1693_combout\ & (\Memory_1|mem~1695\)) # (!\Memory_1|mem~1693_combout\ & ((\Memory_1|mem~1688\))))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (((\Memory_1|mem~1693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Memory_1|mem~1695\,
	datac => \Memory_1|mem~1688\,
	datad => \Memory_1|mem~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1696_combout\);

-- Location: LC_X16_Y7_N9
\Memory_1|mem~214\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~214_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1770_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~214_regout\);

-- Location: LC_X15_Y3_N6
\Memory_1|mem~166\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~166_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1769_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~166_regout\);

-- Location: LC_X13_Y10_N8
\Memory_1|mem~182\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1697\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L160Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~166_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~166_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1697\,
	regout => \Memory_1|mem~182_regout\);

-- Location: LC_X13_Y10_N9
\Memory_1|mem~198\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1698\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Memory_1|mem~1697\ & (\Memory_1|mem~214_regout\)) # (!\Memory_1|mem~1697\ & ((F1L176Q))))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (((\Memory_1|mem~1697\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~214_regout\,
	datab => \Mux_Mem_A|Op[1]~0_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1697\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1698\,
	regout => \Memory_1|mem~198_regout\);

-- Location: LC_X3_Y12_N1
\Memory_1|mem~278\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~278_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1782_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~278_regout\);

-- Location: LC_X3_Y12_N7
\Memory_1|mem~230\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~230_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1781_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~230_regout\);

-- Location: LC_X4_Y12_N1
\Memory_1|mem~262\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1704\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Mux_Mem_A|Op[1]~0_combout\ & ((F1L240Q))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (\Memory_1|mem~230_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[0]~1_combout\,
	datab => \Memory_1|mem~230_regout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1704\,
	regout => \Memory_1|mem~262_regout\);

-- Location: LC_X4_Y12_N6
\Memory_1|mem~246\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1705\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1704\ & (\Memory_1|mem~278_regout\)) # (!\Memory_1|mem~1704\ & ((F1L224Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1704\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~278_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1704\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1705\,
	regout => \Memory_1|mem~246_regout\);

-- Location: LC_X3_Y13_N1
\Memory_1|mem~86\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~86_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1778_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~86_regout\);

-- Location: LC_X7_Y13_N7
\Memory_1|mem~38\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~38_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1777_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~38_regout\);

-- Location: LC_X7_Y11_N7
\Memory_1|mem~54\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1701\ = (\Mux_Mem_A|Op[0]~1_combout\ & (((F1L32Q) # (\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (\Memory_1|mem~38_regout\ & ((!\Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~38_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1701\,
	regout => \Memory_1|mem~54_regout\);

-- Location: LC_X7_Y11_N9
\Memory_1|mem~70\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1702\ = (\Memory_1|mem~1701\ & ((\Memory_1|mem~86_regout\) # ((!\Mux_Mem_A|Op[1]~0_combout\)))) # (!\Memory_1|mem~1701\ & (((F1L48Q & \Mux_Mem_A|Op[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~86_regout\,
	datab => \Memory_1|mem~1701\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Mux_Mem_A|Op[1]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1702\,
	regout => \Memory_1|mem~70_regout\);

-- Location: LC_X5_Y13_N4
\Memory_1|mem~150\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~150_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1774_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~150_regout\);

-- Location: LC_X6_Y12_N0
\Memory_1|mem~102\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~102_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \Memory_1|mem~1773_combout\, \Mux_Mem_D|Op[15]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Memory_1|mem~102_regout\);

-- Location: LC_X7_Y12_N2
\Memory_1|mem~134\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1699\ = (\Mux_Mem_A|Op[1]~0_combout\ & ((\Mux_Mem_A|Op[0]~1_combout\) # ((F1L112Q)))) # (!\Mux_Mem_A|Op[1]~0_combout\ & (!\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~102_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[1]~0_combout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~102_regout\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1699\,
	regout => \Memory_1|mem~134_regout\);

-- Location: LC_X7_Y12_N3
\Memory_1|mem~118\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1700\ = (\Mux_Mem_A|Op[0]~1_combout\ & ((\Memory_1|mem~1699\ & (\Memory_1|mem~150_regout\)) # (!\Memory_1|mem~1699\ & ((F1L96Q))))) # (!\Mux_Mem_A|Op[0]~1_combout\ & (((\Memory_1|mem~1699\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Memory_1|mem~150_regout\,
	datab => \Mux_Mem_A|Op[0]~1_combout\,
	datac => \Mux_Mem_D|Op[15]~15\,
	datad => \Memory_1|mem~1699\,
	aclr => GND,
	sload => VCC,
	ena => \Memory_1|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1700\,
	regout => \Memory_1|mem~118_regout\);

-- Location: LC_X11_Y9_N2
\Memory_1|mem~1703\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1703_combout\ = (\Mux_Mem_A|Op[2]~2_combout\ & ((\Mux_Mem_A|Op[3]~3_combout\) # ((\Memory_1|mem~1700\)))) # (!\Mux_Mem_A|Op[2]~2_combout\ & (!\Mux_Mem_A|Op[3]~3_combout\ & (\Memory_1|mem~1702\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[2]~2_combout\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1702\,
	datad => \Memory_1|mem~1700\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1703_combout\);

-- Location: LC_X11_Y9_N3
\Memory_1|mem~1706\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1706_combout\ = (\Mux_Mem_A|Op[3]~3_combout\ & ((\Memory_1|mem~1703_combout\ & ((\Memory_1|mem~1705\))) # (!\Memory_1|mem~1703_combout\ & (\Memory_1|mem~1698\)))) # (!\Mux_Mem_A|Op[3]~3_combout\ & (((\Memory_1|mem~1703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Memory_1|mem~1698\,
	datab => \Mux_Mem_A|Op[3]~3_combout\,
	datac => \Memory_1|mem~1705\,
	datad => \Memory_1|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1706_combout\);

-- Location: LC_X11_Y9_N8
\Memory_1|mem~1707\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1707_combout\ = (\Mux_Mem_A|Op[4]~5_combout\ & (\Mux_Mem_A|Op[5]~4_combout\)) # (!\Mux_Mem_A|Op[4]~5_combout\ & ((\Mux_Mem_A|Op[5]~4_combout\ & (\Memory_1|mem~1696_combout\)) # (!\Mux_Mem_A|Op[5]~4_combout\ & 
-- ((\Memory_1|mem~1706_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Mux_Mem_A|Op[5]~4_combout\,
	datac => \Memory_1|mem~1696_combout\,
	datad => \Memory_1|mem~1706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1707_combout\);

-- Location: LC_X11_Y9_N4
\IR|Op[15]\ : maxv_lcell
-- Equation(s):
-- \Memory_1|mem~1718\ = (\Mux_Mem_A|Op[4]~5_combout\ & ((\Memory_1|mem~1707_combout\ & (\Memory_1|mem~1717_combout\)) # (!\Memory_1|mem~1707_combout\ & ((\Memory_1|mem~1686_combout\))))) # (!\Mux_Mem_A|Op[4]~5_combout\ & (((\Memory_1|mem~1707_combout\))))
-- \IR|Op\(15) = DFFEAS(\Memory_1|mem~1718\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_Mem_A|Op[4]~5_combout\,
	datab => \Memory_1|mem~1717_combout\,
	datac => \Memory_1|mem~1686_combout\,
	datad => \Memory_1|mem~1707_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Memory_1|mem~1718\,
	regout => \IR|Op\(15));

-- Location: LC_X11_Y9_N5
\Mux_T2|Op[15]~109\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~109_combout\ = (\T2_reg|Op[1]~2_combout\ & ((\T2_reg|Op[1]~1_combout\) # ((\Memory_1|mem~1718\)))) # (!\T2_reg|Op[1]~2_combout\ & (!\T2_reg|Op[1]~1_combout\ & (\Mux_T2|Op[15]~108\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \T2_reg|Op[1]~2_combout\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \Mux_T2|Op[15]~108\,
	datad => \Memory_1|mem~1718\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~109_combout\);

-- Location: LC_X11_Y9_N6
\Mux_T2|Op[15]~110\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~110_combout\ = (\T2_reg|Op[1]~1_combout\ & ((\Mux_T2|Op[15]~109_combout\ & ((\ALU_1|Op\(15)))) # (!\Mux_T2|Op[15]~109_combout\ & (\Mux_T2|Op[15]~106\)))) # (!\T2_reg|Op[1]~1_combout\ & (((\Mux_T2|Op[15]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_T2|Op[15]~106\,
	datab => \T2_reg|Op[1]~1_combout\,
	datac => \ALU_1|Op\(15),
	datad => \Mux_T2|Op[15]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~110_combout\);

-- Location: LC_X11_Y9_N7
\T2_reg|Op[15]\ : maxv_lcell
-- Equation(s):
-- \T2_reg|Op\(15) = DFFEAS(((\Mux_T2|Op[15]~110_combout\ & ((!\select_Mux_T2~combout\(1)) # (!\select_Mux_T2~combout\(0))))), GLOBAL(\clk~combout\), VCC, , \wr_T2~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_T2~combout\(0),
	datac => \select_Mux_T2~combout\(1),
	datad => \Mux_T2|Op[15]~110_combout\,
	aclr => GND,
	ena => \wr_T2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T2_reg|Op\(15));

-- Location: LC_X8_Y9_N5
\Mux_ALU_B|Op[15]~30\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[15]~30_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(14))))) # (!\select_Mux_ALU_B~combout\(0) & (((\T2_reg|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datac => \T2_reg|Op\(15),
	datad => \T2_reg|Op\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[15]~30_combout\);

-- Location: LC_X8_Y6_N1
\ALU_1|zero~12\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~12_combout\ = (\Mux_ALU_A|Op[15]~15_combout\ & ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[15]~30_combout\,
	datab => \Mux_ALU_B|Op[8]~15_combout\,
	datac => \Mux_ALU_A|Op[15]~15_combout\,
	datad => \select_Mux_ALU_B~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~12_combout\);

-- Location: LC_X8_Y6_N7
\Mux_ALU_B|Op[15]~31\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[15]~31_combout\ = ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[15]~30_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[15]~31_combout\);

-- Location: LC_X6_Y10_N6
\ALU_1|c~29\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~29_combout\ = ((\Mux_ALU_A|Op[14]~14_combout\ & ((\Mux_ALU_B|Op[14]~29_combout\) # (\ALU_1|c~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[14]~14_combout\,
	datac => \Mux_ALU_B|Op[14]~29_combout\,
	datad => \ALU_1|c~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~29_combout\);

-- Location: LC_X6_Y10_N2
\ALU_1|c~35\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~35_combout\ = (\ALU_1|c~28_combout\ & ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[8]~15_combout\,
	datab => \ALU_1|c~28_combout\,
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~35_combout\);

-- Location: LC_X6_Y10_N7
\ALU_1|sum~12\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~12_combout\ = \Mux_ALU_B|Op[15]~31_combout\ $ (\Mux_ALU_A|Op[15]~15_combout\ $ (((\ALU_1|c~29_combout\) # (\ALU_1|c~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9996",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[15]~31_combout\,
	datab => \Mux_ALU_A|Op[15]~15_combout\,
	datac => \ALU_1|c~29_combout\,
	datad => \ALU_1|c~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~12_combout\);

-- Location: LC_X6_Y6_N2
\ALU_1|Op[15]~21\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[15]~21_combout\ = (\select_ALU~combout\(1) & (!\ALU_1|zero~12_combout\)) # (!\select_ALU~combout\(1) & ((\select_ALU~combout\(0) & ((\ALU_1|sum~12_combout\))) # (!\select_ALU~combout\(0) & (!\ALU_1|zero~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7545",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~12_combout\,
	datab => \select_ALU~combout\(1),
	datac => \select_ALU~combout\(0),
	datad => \ALU_1|sum~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[15]~21_combout\);

-- Location: LC_X6_Y6_N9
\ALU_1|Op[15]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(15) = ((GLOBAL(\ALU_1|zero~24_combout\) & (\ALU_1|Op[15]~21_combout\)) # (!GLOBAL(\ALU_1|zero~24_combout\) & ((\ALU_1|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_1|Op[15]~21_combout\,
	datac => \ALU_1|zero~24_combout\,
	datad => \ALU_1|Op\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(15));

-- Location: LC_X3_Y6_N5
\T3_reg|Op[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~56\ = (\select_Mux_RF_D3~combout\(0) & (((\ALU_1|Op\(15))))) # (!\select_Mux_RF_D3~combout\(0) & (((E4_Op[15]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datac => \inc|Op\(15),
	datad => \ALU_1|Op\(15),
	aclr => GND,
	sload => VCC,
	ena => \wr_T3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~56\,
	regout => \T3_reg|Op\(15));

-- Location: LC_X2_Y6_N2
\RF|r3[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T2|Op[15]~105\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((N1_r3[15]) # (\Mux_RF_A2|Op[2]~0_combout\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(15) & ((!\Mux_RF_A2|Op[2]~0_combout\))))
-- \RF|r3\(15) = DFFEAS(\Mux_T2|Op[15]~105\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~1_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(15),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_RF_A2|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T2|Op[15]~105\,
	regout => \RF|r3\(15));

-- Location: LC_X2_Y6_N4
\RF|r1[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[15]~62\ = (\Mux_RF_A1|Op[1]~1_combout\ & ((\RF|r3\(15)) # ((\Mux_RF_A1|Op[2]~3_combout\)))) # (!\Mux_RF_A1|Op[1]~1_combout\ & (((N1_r1[15] & !\Mux_RF_A1|Op[2]~3_combout\))))
-- \RF|r1\(15) = DFFEAS(\Mux_T1|Op[15]~62\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op[15]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[1]~1_combout\,
	datab => \RF|r3\(15),
	datac => \Mux_RF_D3|Op[15]~57\,
	datad => \Mux_RF_A1|Op[2]~3_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[15]~62\,
	regout => \RF|r1\(15));

-- Location: LC_X2_Y6_N5
\Mux_T1|Op[15]~63\ : maxv_lcell
-- Equation(s):
-- \Mux_T1|Op[15]~63_combout\ = (\Mux_RF_A1|Op[2]~3_combout\ & ((\Mux_T1|Op[15]~62\ & (\RF|r7\(15))) # (!\Mux_T1|Op[15]~62\ & ((\RF|r5\(15)))))) # (!\Mux_RF_A1|Op[2]~3_combout\ & (((\Mux_T1|Op[15]~62\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RF|r7\(15),
	datab => \RF|r5\(15),
	datac => \Mux_RF_A1|Op[2]~3_combout\,
	datad => \Mux_T1|Op[15]~62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_T1|Op[15]~63_combout\);

-- Location: LC_X7_Y7_N7
\T1_reg|Op[15]\ : maxv_lcell
-- Equation(s):
-- \T1_reg|Op\(15) = DFFEAS((\Mux_RF_A1|Op[0]~5_combout\ & (\Mux_T1|Op[15]~63_combout\)) # (!\Mux_RF_A1|Op[0]~5_combout\ & (((\Mux_T1|Op[15]~61\)))), GLOBAL(\clk~combout\), VCC, , \wr_T1~combout\, \Memory_1|mem~1718\, , , \select_Mux_T1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~5_combout\,
	datab => \Mux_T1|Op[15]~63_combout\,
	datac => \Memory_1|mem~1718\,
	datad => \Mux_T1|Op[15]~61\,
	aclr => GND,
	sload => \select_Mux_T1~combout\,
	ena => \wr_T1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \T1_reg|Op\(15));

-- Location: LC_X7_Y7_N0
\Mux_ALU_A|Op[15]~15\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[15]~15_combout\ = ((\select_Mux_ALU_A~combout\ & ((\T2_reg|Op\(15)))) # (!\select_Mux_ALU_A~combout\ & (\T1_reg|Op\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \T1_reg|Op\(15),
	datad => \T2_reg|Op\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[15]~15_combout\);

-- Location: LC_X8_Y6_N8
\ALU_1|Equal5~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~7_combout\ = (\Mux_ALU_B|Op[0]~4\ & (\Mux_ALU_A|Op[0]~2_combout\ & (\Mux_ALU_A|Op[15]~15_combout\ $ (!\Mux_ALU_B|Op[15]~31_combout\)))) # (!\Mux_ALU_B|Op[0]~4\ & (!\Mux_ALU_A|Op[0]~2_combout\ & (\Mux_ALU_A|Op[15]~15_combout\ $ 
-- (!\Mux_ALU_B|Op[15]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9009",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[0]~4\,
	datab => \Mux_ALU_A|Op[0]~2_combout\,
	datac => \Mux_ALU_A|Op[15]~15_combout\,
	datad => \Mux_ALU_B|Op[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~7_combout\);

-- Location: LC_X3_Y11_N5
\ALU_1|Equal5~5\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~5_combout\ = (\Mux_ALU_A|Op[12]~12_combout\ & (\Mux_ALU_B|Op[12]~25_combout\ & (\Mux_ALU_A|Op[11]~11_combout\ $ (!\Mux_ALU_B|Op[11]~23_combout\)))) # (!\Mux_ALU_A|Op[12]~12_combout\ & (!\Mux_ALU_B|Op[12]~25_combout\ & 
-- (\Mux_ALU_A|Op[11]~11_combout\ $ (!\Mux_ALU_B|Op[11]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8421",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[12]~12_combout\,
	datab => \Mux_ALU_A|Op[11]~11_combout\,
	datac => \Mux_ALU_B|Op[12]~25_combout\,
	datad => \Mux_ALU_B|Op[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~5_combout\);

-- Location: LC_X5_Y11_N2
\ALU_1|Equal5~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~6_combout\ = (\Mux_ALU_A|Op[13]~13_combout\ & (\Mux_ALU_B|Op[13]~27_combout\ & (\Mux_ALU_A|Op[14]~14_combout\ $ (!\Mux_ALU_B|Op[14]~29_combout\)))) # (!\Mux_ALU_A|Op[13]~13_combout\ & (!\Mux_ALU_B|Op[13]~27_combout\ & 
-- (\Mux_ALU_A|Op[14]~14_combout\ $ (!\Mux_ALU_B|Op[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8421",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[13]~13_combout\,
	datab => \Mux_ALU_A|Op[14]~14_combout\,
	datac => \Mux_ALU_B|Op[13]~27_combout\,
	datad => \Mux_ALU_B|Op[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~6_combout\);

-- Location: LC_X3_Y10_N5
\ALU_1|Equal5~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal5~8_combout\ = (\ALU_1|Equal5~4_combout\ & (\ALU_1|Equal5~7_combout\ & (\ALU_1|Equal5~5_combout\ & \ALU_1|Equal5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal5~4_combout\,
	datab => \ALU_1|Equal5~7_combout\,
	datac => \ALU_1|Equal5~5_combout\,
	datad => \ALU_1|Equal5~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal5~8_combout\);

-- Location: LC_X3_Y10_N6
\ALU_1|carry~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|carry~2_combout\ = ((\select_ALU~combout\(0) & ((\ALU_1|Equal5~8_combout\) # (!\select_ALU~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_ALU~combout\(0),
	datac => \select_ALU~combout\(1),
	datad => \ALU_1|Equal5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|carry~2_combout\);

-- Location: LC_X6_Y10_N3
\ALU_1|c~30\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~30_combout\ = (\Mux_ALU_B|Op[15]~31_combout\ & ((\Mux_ALU_A|Op[15]~15_combout\) # ((\ALU_1|c~29_combout\) # (\ALU_1|c~35_combout\)))) # (!\Mux_ALU_B|Op[15]~31_combout\ & (\Mux_ALU_A|Op[15]~15_combout\ & ((\ALU_1|c~29_combout\) # 
-- (\ALU_1|c~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[15]~31_combout\,
	datab => \Mux_ALU_A|Op[15]~15_combout\,
	datac => \ALU_1|c~29_combout\,
	datad => \ALU_1|c~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~30_combout\);

-- Location: LC_X3_Y10_N2
\ALU_1|carry~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|carry~3_combout\ = (\select_ALU~combout\(0) & (((!\select_ALU~combout\(1) & \ALU_1|c~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_ALU~combout\(0),
	datac => \select_ALU~combout\(1),
	datad => \ALU_1|c~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|carry~3_combout\);

-- Location: LC_X3_Y10_N3
\ALU_1|carry\ : maxv_lcell
-- Equation(s):
-- \ALU_1|carry~combout\ = ((\ALU_1|carry~2_combout\ & ((\ALU_1|carry~3_combout\))) # (!\ALU_1|carry~2_combout\ & (\ALU_1|carry~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|carry~combout\,
	datac => \ALU_1|carry~2_combout\,
	datad => \ALU_1|carry~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|carry~combout\);

-- Location: LC_X3_Y10_N4
\carry|Op\ : maxv_lcell
-- Equation(s):
-- \carry|Op~regout\ = DFFEAS(((\wr_cy~combout\ & ((\ALU_1|carry~combout\))) # (!\wr_cy~combout\ & (\carry|Op~regout\))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \wr_cy~combout\,
	datac => \carry|Op~regout\,
	datad => \ALU_1|carry~combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \carry|Op~regout\);

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_z~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_z,
	combout => \wr_z~combout\);

-- Location: LC_X5_Y10_N4
\ALU_1|zero~23\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~23_combout\ = ((\select_ALU~combout\(0)) # ((\select_ALU~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_ALU~combout\(0),
	datad => \select_ALU~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~23_combout\);

-- Location: LC_X4_Y8_N0
\ALU_1|sum~5\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~5_combout\ = (\Mux_ALU_B|Op[1]~6_combout\ $ (\Mux_ALU_A|Op[1]~3_combout\ $ (\ALU_1|c~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c33c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[1]~6_combout\,
	datac => \Mux_ALU_A|Op[1]~3_combout\,
	datad => \ALU_1|c~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~5_combout\);

-- Location: LC_X5_Y10_N3
\ALU_1|zero~15\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~15_combout\ = (!\ALU_1|sum~6_combout\ & (\ALU_1|sum~5_combout\ & (!\ALU_1|sum~7_combout\ & !\ALU_1|sum~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|sum~6_combout\,
	datab => \ALU_1|sum~5_combout\,
	datac => \ALU_1|sum~7_combout\,
	datad => \ALU_1|sum~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~15_combout\);

-- Location: LC_X3_Y11_N2
\ALU_1|zero~10\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~10_combout\ = (\Mux_ALU_B|Op[13]~27_combout\ & (\Mux_ALU_A|Op[11]~11_combout\ & (\Mux_ALU_A|Op[13]~13_combout\ & \Mux_ALU_B|Op[11]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[13]~27_combout\,
	datab => \Mux_ALU_A|Op[11]~11_combout\,
	datac => \Mux_ALU_A|Op[13]~13_combout\,
	datad => \Mux_ALU_B|Op[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~10_combout\);

-- Location: LC_X3_Y10_N9
\ALU_1|zero~11\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~11_combout\ = (\Mux_ALU_B|Op[9]~19_combout\ & (\Mux_ALU_A|Op[9]~9_combout\ & (\ALU_1|zero~10_combout\ & \ALU_1|zero~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[9]~19_combout\,
	datab => \Mux_ALU_A|Op[9]~9_combout\,
	datac => \ALU_1|zero~10_combout\,
	datad => \ALU_1|zero~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~11_combout\);

-- Location: LC_X3_Y11_N0
\ALU_1|zero~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~6_combout\ = (\Mux_ALU_A|Op[14]~14_combout\ & ((\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[8]~15_combout\)) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \Mux_ALU_B|Op[8]~15_combout\,
	datac => \Mux_ALU_A|Op[14]~14_combout\,
	datad => \Mux_ALU_B|Op[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~6_combout\);

-- Location: LC_X4_Y8_N2
\ALU_1|zero~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~7_combout\ = (\Mux_ALU_B|Op[3]~3\ & (\Mux_ALU_A|Op[3]~1_combout\ & (\Mux_ALU_A|Op[1]~3_combout\ & \Mux_ALU_B|Op[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[3]~3\,
	datab => \Mux_ALU_A|Op[3]~1_combout\,
	datac => \Mux_ALU_A|Op[1]~3_combout\,
	datad => \Mux_ALU_B|Op[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~7_combout\);

-- Location: LC_X3_Y11_N1
\ALU_1|zero~5\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~5_combout\ = (\Mux_ALU_A|Op[12]~12_combout\ & ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \Mux_ALU_B|Op[12]~24_combout\,
	datac => \Mux_ALU_A|Op[12]~12_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~5_combout\);

-- Location: LC_X4_Y10_N6
\ALU_1|zero~1\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~1_combout\ = (\Mux_ALU_A|Op[4]~5_combout\ & (\Mux_ALU_A|Op[7]~0_combout\ & (\Mux_ALU_B|Op[7]~1_combout\ & \Mux_ALU_B|Op[4]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[4]~5_combout\,
	datab => \Mux_ALU_A|Op[7]~0_combout\,
	datac => \Mux_ALU_B|Op[7]~1_combout\,
	datad => \Mux_ALU_B|Op[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~1_combout\);

-- Location: LC_X6_Y8_N8
\ALU_1|zero~0\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~0_combout\ = (\Mux_ALU_B|Op[2]~8\ & (\Mux_ALU_A|Op[2]~4_combout\ & (\Mux_ALU_A|Op[6]~7_combout\ & \Mux_ALU_B|Op[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[2]~8\,
	datab => \Mux_ALU_A|Op[2]~4_combout\,
	datac => \Mux_ALU_A|Op[6]~7_combout\,
	datad => \Mux_ALU_B|Op[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~0_combout\);

-- Location: LC_X6_Y9_N6
\ALU_1|zero~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~2_combout\ = (\Mux_ALU_A|Op[10]~10_combout\ & ((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \Mux_ALU_A|Op[10]~10_combout\,
	datac => \Mux_ALU_B|Op[10]~20_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~2_combout\);

-- Location: LC_X4_Y10_N0
\ALU_1|zero~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~3_combout\ = (\select_ALU~combout\(1) & (\Mux_ALU_B|Op[8]~17_combout\ & (\Mux_ALU_A|Op[8]~8_combout\ & !\select_ALU~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_ALU~combout\(1),
	datab => \Mux_ALU_B|Op[8]~17_combout\,
	datac => \Mux_ALU_A|Op[8]~8_combout\,
	datad => \select_ALU~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~3_combout\);

-- Location: LC_X4_Y10_N1
\ALU_1|zero~4\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~4_combout\ = (\ALU_1|zero~1_combout\ & (\ALU_1|zero~0_combout\ & (\ALU_1|zero~2_combout\ & \ALU_1|zero~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~1_combout\,
	datab => \ALU_1|zero~0_combout\,
	datac => \ALU_1|zero~2_combout\,
	datad => \ALU_1|zero~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~4_combout\);

-- Location: LC_X4_Y10_N2
\ALU_1|zero~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~8_combout\ = (\ALU_1|zero~6_combout\ & (\ALU_1|zero~7_combout\ & (\ALU_1|zero~5_combout\ & \ALU_1|zero~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~6_combout\,
	datab => \ALU_1|zero~7_combout\,
	datac => \ALU_1|zero~5_combout\,
	datad => \ALU_1|zero~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~8_combout\);

-- Location: LC_X4_Y10_N3
\ALU_1|zero~13\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~13_combout\ = (!\ALU_1|c~36_combout\ & (\ALU_1|zero~12_combout\ & (\ALU_1|zero~11_combout\ & \ALU_1|zero~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~36_combout\,
	datab => \ALU_1|zero~12_combout\,
	datac => \ALU_1|zero~11_combout\,
	datad => \ALU_1|zero~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~13_combout\);

-- Location: LC_X4_Y10_N4
\ALU_1|zero~14\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~14_combout\ = (\ALU_1|zero~13_combout\ & ((\select_ALU~combout\(1)) # ((!\select_ALU~combout\(0))))) # (!\ALU_1|zero~13_combout\ & (\ALU_1|Equal5~8_combout\ & (\select_ALU~combout\(1) $ (!\select_ALU~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb90",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_ALU~combout\(1),
	datab => \select_ALU~combout\(0),
	datac => \ALU_1|Equal5~8_combout\,
	datad => \ALU_1|zero~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~14_combout\);

-- Location: LC_X6_Y9_N4
\ALU_1|sum~9\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~9_combout\ = \Mux_ALU_A|Op[2]~4_combout\ $ (((\Mux_ALU_B|Op[2]~7_combout\) # ((\select_Mux_ALU_B~combout\(1) & \IR|Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "07f8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \IR|Op\(2),
	datac => \Mux_ALU_B|Op[2]~7_combout\,
	datad => \Mux_ALU_A|Op[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~9_combout\);

-- Location: LC_X6_Y8_N4
\ALU_1|zero~16\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~16_combout\ = (\ALU_1|c~18_combout\ & (\ALU_1|sum~4_combout\ & (\ALU_1|sum~9_combout\ $ (!\ALU_1|c~16_combout\)))) # (!\ALU_1|c~18_combout\ & (!\ALU_1|sum~4_combout\ & (\ALU_1|sum~9_combout\ $ (!\ALU_1|c~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9009",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~18_combout\,
	datab => \ALU_1|sum~4_combout\,
	datac => \ALU_1|sum~9_combout\,
	datad => \ALU_1|c~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~16_combout\);

-- Location: LC_X5_Y10_N0
\ALU_1|zero~17\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~17_combout\ = (\ALU_1|zero~16_combout\ & (!\ALU_1|sum~11_combout\ & (!\ALU_1|sum~10_combout\ & !\ALU_1|sum~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~16_combout\,
	datab => \ALU_1|sum~11_combout\,
	datac => \ALU_1|sum~10_combout\,
	datad => \ALU_1|sum~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~17_combout\);

-- Location: LC_X5_Y10_N5
\ALU_1|sum~15\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~15_combout\ = \Mux_ALU_A|Op[8]~8_combout\ $ (\ALU_1|c~22_combout\ $ ((\Mux_ALU_B|Op[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9696",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[8]~8_combout\,
	datab => \ALU_1|c~22_combout\,
	datac => \Mux_ALU_B|Op[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~15_combout\);

-- Location: LC_X3_Y11_N9
\ALU_1|sum~13\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~13_combout\ = \Mux_ALU_A|Op[12]~12_combout\ $ (((\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1eb4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \Mux_ALU_B|Op[12]~24_combout\,
	datac => \Mux_ALU_A|Op[12]~12_combout\,
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~13_combout\);

-- Location: LC_X6_Y10_N8
\ALU_1|zero~19\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~19_combout\ = (\ALU_1|c~24_combout\ & (\ALU_1|sum~2_combout\ & (\ALU_1|sum~13_combout\ $ (!\ALU_1|c~26_combout\)))) # (!\ALU_1|c~24_combout\ & (!\ALU_1|sum~2_combout\ & (\ALU_1|sum~13_combout\ $ (!\ALU_1|c~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9009",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~24_combout\,
	datab => \ALU_1|sum~2_combout\,
	datac => \ALU_1|sum~13_combout\,
	datad => \ALU_1|c~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~19_combout\);

-- Location: LC_X6_Y8_N3
\ALU_1|zero~18\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~18_combout\ = (\Mux_ALU_A|Op[6]~7_combout\ & (\ALU_1|sum~16_combout\ & (\ALU_1|c~20_combout\ $ (\Mux_ALU_B|Op[6]~14_combout\)))) # (!\Mux_ALU_A|Op[6]~7_combout\ & ((\ALU_1|c~20_combout\ & (\ALU_1|sum~16_combout\ & 
-- \Mux_ALU_B|Op[6]~14_combout\)) # (!\ALU_1|c~20_combout\ & (!\ALU_1|sum~16_combout\ & !\Mux_ALU_B|Op[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6081",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[6]~7_combout\,
	datab => \ALU_1|c~20_combout\,
	datac => \ALU_1|sum~16_combout\,
	datad => \Mux_ALU_B|Op[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~18_combout\);

-- Location: LC_X5_Y10_N1
\ALU_1|sum~14\ : maxv_lcell
-- Equation(s):
-- \ALU_1|sum~14_combout\ = (\Mux_ALU_A|Op[14]~14_combout\ $ (\Mux_ALU_B|Op[14]~29_combout\ $ (\ALU_1|c~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c33c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[14]~14_combout\,
	datac => \Mux_ALU_B|Op[14]~29_combout\,
	datad => \ALU_1|c~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|sum~14_combout\);

-- Location: LC_X5_Y10_N2
\ALU_1|zero~20\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~20_combout\ = (\ALU_1|Equal2~0_combout\ & (!\ALU_1|sum~14_combout\ & (\Mux_ALU_B|Op[0]~4\ $ (!\Mux_ALU_A|Op[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0084",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[0]~4\,
	datab => \ALU_1|Equal2~0_combout\,
	datac => \Mux_ALU_A|Op[0]~2_combout\,
	datad => \ALU_1|sum~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~20_combout\);

-- Location: LC_X5_Y10_N6
\ALU_1|zero~21\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~21_combout\ = (!\ALU_1|sum~15_combout\ & (\ALU_1|zero~19_combout\ & (\ALU_1|zero~18_combout\ & \ALU_1|zero~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|sum~15_combout\,
	datab => \ALU_1|zero~19_combout\,
	datac => \ALU_1|zero~18_combout\,
	datad => \ALU_1|zero~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~21_combout\);

-- Location: LC_X5_Y10_N7
\ALU_1|zero~22\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~22_combout\ = (\ALU_1|zero~14_combout\) # ((\ALU_1|zero~15_combout\ & (\ALU_1|zero~17_combout\ & \ALU_1|zero~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~15_combout\,
	datab => \ALU_1|zero~14_combout\,
	datac => \ALU_1|zero~17_combout\,
	datad => \ALU_1|zero~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~22_combout\);

-- Location: LC_X5_Y10_N8
\ALU_1|zero\ : maxv_lcell
-- Equation(s):
-- \ALU_1|zero~combout\ = ((\ALU_1|zero~23_combout\ & ((\ALU_1|zero~22_combout\))) # (!\ALU_1|zero~23_combout\ & (\ALU_1|zero~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|zero~combout\,
	datac => \ALU_1|zero~23_combout\,
	datad => \ALU_1|zero~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|zero~combout\);

-- Location: LC_X5_Y10_N9
\zero|Op\ : maxv_lcell
-- Equation(s):
-- \zero|Op~regout\ = DFFEAS(((\wr_z~combout\ & ((\ALU_1|zero~combout\))) # (!\wr_z~combout\ & (\zero|Op~regout\))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \zero|Op~regout\,
	datac => \wr_z~combout\,
	datad => \ALU_1|zero~combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \zero|Op~regout\);

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\cy_Op~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \carry|Op~regout\,
	oe => VCC,
	padio => ww_cy_Op);

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\z_Op~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \zero|Op~regout\,
	oe => VCC,
	padio => ww_z_Op);

-- Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(0));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(1),
	oe => VCC,
	padio => ww_IR_out(1));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(2),
	oe => VCC,
	padio => ww_IR_out(2));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[3]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(3),
	oe => VCC,
	padio => ww_IR_out(3));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[4]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(4),
	oe => VCC,
	padio => ww_IR_out(4));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[5]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(5),
	oe => VCC,
	padio => ww_IR_out(5));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[6]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(6),
	oe => VCC,
	padio => ww_IR_out(6));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[7]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(7),
	oe => VCC,
	padio => ww_IR_out(7));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[8]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(8),
	oe => VCC,
	padio => ww_IR_out(8));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[9]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(9),
	oe => VCC,
	padio => ww_IR_out(9));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[10]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(10),
	oe => VCC,
	padio => ww_IR_out(10));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[11]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(11),
	oe => VCC,
	padio => ww_IR_out(11));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[12]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(12),
	oe => VCC,
	padio => ww_IR_out(12));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[13]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(13),
	oe => VCC,
	padio => ww_IR_out(13));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[14]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(14),
	oe => VCC,
	padio => ww_IR_out(14));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[15]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(15),
	oe => VCC,
	padio => ww_IR_out(15));
END structure;


