<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002094A1-20030102-M00001.NB SYSTEM "US20030002094A1-20030102-M00001.NB" NDATA NB>
<!ENTITY US20030002094A1-20030102-M00001.TIF SYSTEM "US20030002094A1-20030102-M00001.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00000.TIF SYSTEM "US20030002094A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00001.TIF SYSTEM "US20030002094A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00002.TIF SYSTEM "US20030002094A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00003.TIF SYSTEM "US20030002094A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00004.TIF SYSTEM "US20030002094A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00005.TIF SYSTEM "US20030002094A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00006.TIF SYSTEM "US20030002094A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00007.TIF SYSTEM "US20030002094A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00008.TIF SYSTEM "US20030002094A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00009.TIF SYSTEM "US20030002094A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00010.TIF SYSTEM "US20030002094A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00011.TIF SYSTEM "US20030002094A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00012.TIF SYSTEM "US20030002094A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00013.TIF SYSTEM "US20030002094A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00014.TIF SYSTEM "US20030002094A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00015.TIF SYSTEM "US20030002094A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00016.TIF SYSTEM "US20030002094A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00017.TIF SYSTEM "US20030002094A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00018.TIF SYSTEM "US20030002094A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00019.TIF SYSTEM "US20030002094A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030002094A1-20030102-D00020.TIF SYSTEM "US20030002094A1-20030102-D00020.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002094</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10160106</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020604</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-187754</doc-number>
</priority-application-number>
<filing-date>20010621</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H04N001/46</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>358</class>
<subclass>513000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Provision of bright and high quality image from CCD image pick-up device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Nobuo</given-name>
<family-name>Suzuki</family-name>
</name>
<residence>
<residence-non-us>
<city>Kurokawa-gun</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>ARENT FOX KINTNER PLOTKIN &amp; KAHN</name-1>
<name-2></name-2>
<address>
<address-1>1050 CONNECTICUT AVENUE, N.W.</address-1>
<address-2>SUITE 400</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20036</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">In an image pick-up apparatus having an alternate repetitive configuration of a pixel row having green and magenta pixels alternately and repetitively disposed and a pixel row having cyan and yellow pixels alternately and repetitively disposed, pixel addition is performed for charges accumulated in the green pixel and charges accumulated in the cyan or yellow pixel, and also pixel addition is performed for charges accumulated in the magenta pixel and charges accumulated in the yellow or cyan pixel and generating a signal unit. The roles of the yellow and cyan pixels are exchanged in respective sets of two rows. The solid state image pick-up apparatus having a number of complementary color pixels disposed in a honeycomb configuration is provided which can suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio even if the sensitivity of the apparatus is increased through pixel addition. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is based on Japanese Patent Application No. 2001-187754, filed on Jun. 21, 2001, the entire contents of which are incorporated herein by reference. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A) Field of the Invention </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates to an image pick-up device, and more particularly to an image pick-up device having a number of pixels disposed in a honeycomb configuration. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> B) Description of the Related Art </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> After integration and mass production techniques for charge coupled devices (CCD) have been established, image pick-up apparatuses such as digital still cameras and digital video cameras are rapidly prevailing, these image pick-up apparatuses using CCD type solid state image pick-up devices as area image sensors. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In a CCD type solid state image pick-up device, a number of photoelectric conversion elements (pixels) are disposed in a matrix shape in a plurality of rows and columns on the principal surface of a semiconductor substrate. A vertical CCD (VCCD) made of CCD is disposed along each pixel row. A horizontal CCD (HCCD) made of CCD is disposed connected to each output terminal of these VCCD&apos;s. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> In a single plate type color CCD solid state image pick-up device, a color filter array is disposed above a number of pixels disposed in a matrix shape. The color filter array is made of color filters disposed above pixels. There are a color filter array of three primary colors and a color filter array of complementary colors. The color filter array of complementary colors includes an array made of only complementary color filters and an array made of complementary color filters and green color filters. The color filter produces the color of a pixel. If necessary, micro lenses are disposed on color filters. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> As light becomes incident upon a pixel, charges corresponding in amount to the incident light are accumulated in the pixel. Charges accumulated in each pixel are read to VCCD and transferred to HCCD via VCCD&apos;s. Charges accumulated in pixels of one pixel row are read at the same timing into corresponding VCCD&apos;s and transferred at the same timing to the HCCD. HCCD sequentially transfers charges received from VCCD&apos;s toward an output terminal. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Charges output from HCCD are detected by an output circuit. The output circuit generates a voltage signal corresponding to the detected charges, amplifies the voltage signal and outputs it. The charges detected by the output circuit are drained, for example, to the drain region and then absorbed in a supply voltage. An image pick-up apparatus utilizing a CCD solid state type image pick-up device generates an image signal from the voltage signal (pixel signal: signal unit) output from the output circuit. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> A conventional CCD solid state image pick-up device utilized as an area image sensor has a number of pixels disposed in a square matrix shape (or a matrix shape having different numbers of rows and columns). </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Many recent CCD solid state image pick-up devices of high resolution and sensitivity have a honeycomb configuration which is easy to dispose pixels at a high integration and with a broader light reception area. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The term &ldquo;honeycomb configuration&rdquo; used in this specification means a configuration comprising a first lattice in a two-dimensional tetragonal matrix configuration and a second lattice having its lattice points at the interstitial position of the first lattice. For example, each pixel in an even pixel column (row) is shifted by about a half of the pitch of pixels in the column (row) direction from each pixel in an odd pixel column (row), and each pixel column (row) includes only pixels in odd rows (columns) or even rows (columns). The honeycomb configuration is one type of the configuration that a number of pixels are disposed in a matrix shape in a plurality of rows and columns. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The term &ldquo;about a half&rdquo; of the pitch is intended to include just a half and another value considered as substantially equal to a half from the CCD image sensor performance and image quality although this value is not correctly a half because of manufacture errors and pixel position rounding errors caused by design or mask. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> If a subject is too dark, a sufficient image pick-up sensitivity cannot be obtained. If the subject is at a near position, a sufficient image pick-up sensitivity can be obtained by utilizing an electronic flash such as a strobe. However, if the subject is at a far position, a sufficient image pick-up sensitivity cannot be obtained even if an electronic flash is utilized. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The sensitivity of an image pick-up device can be increased by adding charges read from a plurality of pixels before amplification. In this specification, adding charges read from a plurality of pixels is called &ldquo;pixel addition&rdquo; where appropriate. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> For example, luminance information can be obtained from pixel signals of two red pixels, two blue pixels and three green pixels. Information (color signal information) necessary for generating one color signal can be obtained from pixel signals of one red pixel and two green pixels. Color signal information can also be obtained from pixel signals of one blue pixel and two green pixels. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> If the sensitivity of a single plate solid state image pick-up device with a color filter array of three primary colors is increased by pixel addition, the luminance may be lowered so that the resolution lowers, or the color signals may be lowered so that a false color is formed or a color S/N ratio lowers. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The sensitivity and resolution of an image pick-up device having a number of pixels disposed in a square matrix shape can be improved more by using a color filter array of complementary colors than by using a color filter array of three primary colors. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> An image pick-up device having a number of complementary color pixels disposed in the honeycomb configuration is still not known which is easy to suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio even if the sensitivity is increased by pixel addition. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> An object of this invention is to provide an image pick-up device with complementary color pixels disposed in a honeycomb configuration, which device is easy to suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio when the sensitivity is increased by pixel addition. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Another object of this invention is to provide a method of driving an image pick-up device with complementary color pixels disposed in a honeycomb configuration, which method is easy to suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio when the sensitivity is increased by pixel addition. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> According to one aspect of the present invention, there is provided an image pick-up apparatus comprising: a number of pixels disposed in a honeycomb configuration, and a signal unit generator for reading and detecting charges accumulated in each pixel and generating a signal to be unit used for generating an image signal, wherein: the configuration of the number of pixels includes an alternate repetitive configuration of a pixel row having green and magenta pixels alternately and repetitively disposed and a pixel row having cyan and yellow pixels alternately and repetitively disposed; and the signal unit generator can selectively perform either (i) an individual pixel read operation of individually detecting charges accumulated in each pixel and generating a signal unit or (ii) a pixel addition read operation of detecting charges which are an addition of charges accumulated in the green pixel and charges accumulated in the cyan or yellow pixel and generating a signal unit, and also detecting charges which are an addition of charges accumulated in the magenta pixel and charges accumulated in the yellow or cyan pixel and generating a signal unit. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> According to another aspect of the invention, there is provided a driving method for an image pick-up apparatus having a number of pixels disposed in a honeycomb configuration, and a signal unit generator for reading and detecting charges accumulated in each pixel and generating a signal unit to be used for generating an image signal, wherein the configuration of the number of pixels includes an alternate repetitive configuration of a pixel row having green and magenta pixels alternately and repetitively disposed and a pixel row having cyan and yellow pixels alternately and repetitively disposed, the method comprising: a step of applying light to each pixel to accumulate charges in the pixel; and a step of generating the signal unit by the signal unit generator which performs either (i) an individual pixel read operation of individually detecting charges accumulated in each pixel and generating a signal unit or (ii) a pixel addition read operation of detecting charges which are an addition of charges accumulated in the green pixel and charges accumulated in the cyan or yellow pixel and generating a signal unit, and also detecting charges which are an addition of charges accumulated in the magenta pixel and charges accumulated in the yellow or cyan pixel and generating a signal unit. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> With pixel addition among a number of green, magenta, cyan and yellow pixels disposed in a honeycomb configuration, a luminance signal can be obtained from two types of signal units continuously and repetitively output from the signal unit generator. It is also possible to make each signal unit output from the signal unit generator contain color signal information. By using the color signal information, the red, green and blue color signals can be generated. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> It is easy to obtain many luminance signals (luminance information) and much color signal information even if pixel addition is performed. It is therefore easy to suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> As above, in the image pick-up apparatus having a number of complementary color pixels disposed in a honeycomb configuration, it becomes easy to suppress reduction of a resolution, generation of a false color and reduction of a color S/N ratio even if the sensitivity of the apparatus is increased through pixel addition. An image pick-up apparatus capable of picking up a clear image of a dark scene can be provided.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram briefly showing the layout of pixels of a solid state image pick-up device according to a first embodiment. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> are a schematic diagram showing an example of combinations of pixels subjected to pixel addition by the solid state image pick-up device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> which pixel addition generates no white signal, and a schematic diagram showing the layout of pixels of three primary colors. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A, 3B</cross-reference>, <highlight><bold>3</bold></highlight>C and <highlight><bold>3</bold></highlight>D are schematic diagrams illustrating the operation sequence of two-pixel addition for combinations of pixels shown in <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> are a plan view and a cross sectional view briefly showing pixels, VCCD&apos;s, HCCD&apos;s and an output circuit of the solid state image pick-up device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> are schematic diagrams showing the relation between the waveform of a drive signal &phgr;RS and the potential at an FD region during individual pixel read and pixel addition read. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram schematically showing the structure of an image pick-up apparatus according to a first embodiment. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a schematic diagram showing an example of combinations of pixels which combinations generate no white signal when four-pixel addition is performed by a solid state image pick-up device having the pixel layout shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>I are schematic diagrams showing the operation sequence of four-pixel addition for the combinations of pixels shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a schematic diagram showing another example of combinations of pixels which combinations generate no white signal when four-pixel addition is performed by a solid state image pick-up device having the pixel layout shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a schematic diagram briefly showing pixels, VCCD&apos;s, HCCD&apos;s and an output circuit of a solid state image pick-up device subjected to four-pixel addition. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a block diagram schematically showing the structure of an image pick-up apparatus according to a second embodiment. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a timing chart illustrating the operation timings of first and second color separators of the image pick-up apparatus shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference> when a still image is picked up by using an electronic flash in an image synthesizing mode. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a schematic cross sectional view of one pixel and its nearby area of the solid state image pick-up device shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic diagram showing the layout of pixels of a solid state image pick-up device. The solid state image pick-up device <highlight><bold>100</bold></highlight> has a number of green pixels G, magenta pixels M, cyan pixels C and yellow pixels Y. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Each pixel has a photoelectric conversion element and a color filter disposed above the element. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows the contour of the color filter of each pixel. Characters G, M, C and Y represent the colors of color filters. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The pixel rows can be classified into; a class <highlight><bold>1</bold></highlight> pixel row PR<highlight><bold>1</bold></highlight> having a magenta pixel M and a green pixel G alternately and repetitively disposed; a class <highlight><bold>2</bold></highlight> pixel row PR<highlight><bold>2</bold></highlight> having a yellow pixel Y and a cyan pixel C alternately and repetitively disposed; a class <highlight><bold>3</bold></highlight> pixel row PR<highlight><bold>3</bold></highlight> having a magenta pixel M and a green pixel G alternately and repetitively disposed in the order opposite to the class <highlight><bold>1</bold></highlight> pixel row PR<highlight><bold>1</bold></highlight>; and a class <highlight><bold>4</bold></highlight> pixel row PR<highlight><bold>2</bold></highlight> having a yellow pixel Y and a cyan pixel C alternately and repetitively disposed in the order opposite to the class <highlight><bold>2</bold></highlight> pixel row PR<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> The class <highlight><bold>1</bold></highlight>, <highlight><bold>2</bold></highlight>, <highlight><bold>3</bold></highlight> and <highlight><bold>4</bold></highlight> pixel rows PR<highlight><bold>1</bold></highlight>, PR<highlight><bold>2</bold></highlight>, PR<highlight><bold>3</bold></highlight> and PR<highlight><bold>4</bold></highlight> are disposed repetitively in this order from the downstream side (lower side of the drawing sheet of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) to the upstream side (upper side of the drawing sheet). In this specification, a motion of charges is simulated to a flow and the relative position of each component is identified by describing it as &ldquo;at the upstream position of some component&rdquo;, &ldquo;at the downstream position of some component&rdquo; or the like, when necessary. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> If two-pixel addition of the magenta pixel M and green pixel G is not performed for the solid state image pick-up device <highlight><bold>100</bold></highlight>, it is possible to suppress reduction of a luminance, generation of a false color, and reduction of a color S/N ratio. Charges in a green pixel G are added to charges in a cyan pixel C or yellow pixel Y, and charges in a magenta pixel M are added to charges in a yellow pixel Y or cyan pixel C. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> shows an example of combinations of pixels for two-pixel addition of the solid state image pick-up device <highlight><bold>100</bold></highlight>, the pixel addition generating no white signal, i.e., the pixel addition of the magenta pixel M and green pixel G. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> also shows HCCD&apos;s <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight> which constitute a signal unit generator. Charges of two pixel rows are supplied from the pixel columns to the HCCD&apos;s (HCCD row) <highlight><bold>40</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Two pixels surrounded by a two-dot chain line are added. In the class <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> pixel rows PR<highlight><bold>1</bold></highlight> and PR<highlight><bold>2</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>), the magenta pixel M and yellow pixel Y are added and the green pixel G and cyan pixel C are added. In the class <highlight><bold>3</bold></highlight> and <highlight><bold>4</bold></highlight> pixel rows PR<highlight><bold>3</bold></highlight> and PR<highlight><bold>4</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>), the cyan pixel C and magenta pixel M are added and the yellow pixel Y and green pixel G are added. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> As well known, magenta is obtained through additive mixture of red and blue, yellow is obtained through additive mixture of red and green, and cyan is obtained through additive mixture of green and blue. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2B</cross-reference> shows the layout of pixels of three primary colors corresponding to the pixels shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference>. The magenta pixel G shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> is represented by pixels R&plus;B, the yellow pixel Y is represented by pixels R&plus;G, and the cyan pixel C is represented by pixels G&plus;B. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> As apparent from <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, two-pixel addition of the pixel combinations shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> results in an addition of pixels R&plus;B and pixels R&plus;G, an addition of a pixel G and pixels G&plus;B, an addition of pixels R&plus;G and a pixel G, and an addition of pixels G&plus;B and pixels R&plus;B. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Outputs from the output circuit (signal unit generator) <highlight><bold>50</bold></highlight> have two patterns. For two-pixel addition of the class <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> pixel rows PR<highlight><bold>1</bold></highlight> and PR<highlight><bold>2</bold></highlight>, a signal unit corresponding to the addition signal (R&plus;B)&plus;(R&plus;G) of red, blue and green and a signal unit corresponding to the addition signal G&plus;(G&plus;B) of green and blue are alternately output. For two-pixel addition of the class <highlight><bold>3</bold></highlight> and <highlight><bold>4</bold></highlight> pixel rows PR<highlight><bold>3</bold></highlight> and PR<highlight><bold>4</bold></highlight>, a signal unit corresponding to the addition signal (R&plus;G)&plus;G of red and green and a signal unit corresponding to the addition signal (G&plus;B)&plus;(R&plus;B) of green, blue and red are alternately output. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> In both the output patterns, if two signal units output in succession from the signal unit generator are added, a signal corresponding to an addition signal (2R&plus;3G &plus;2B) can be obtained. From this signal, a luminance signal can be obtained. Each signal unit will not become a white signal and always contains color signal information. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> Many luminance signals (luminance information) and much color signal information can be obtained even if two-pixel addition is performed for the solid image pick-up device <highlight><bold>100</bold></highlight>. It is therefore possible to suppress reduction of a resolution, generation of a false color, and reduction of a color S/N ratio. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> With two-pixel addition, green, red and blue color signals can be calculated, for example, from the following equations (1). A high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>can be calculated form the following equation (2). </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>is a luminance signal which contains many high frequency components. A luminance signal can be obtained by combining the high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>and a low frequency luminance signal Y<highlight><subscript>L </subscript></highlight>obtained from green, red and blue color signals. The resolution of an image is determined generally by the high frequency luminance signal Y<highlight><subscript>H</subscript></highlight>. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>G&equals;</italic></highlight>3 &lcub;(<highlight><italic>G&prime;&plus;C</italic></highlight><highlight><subscript>y</subscript></highlight>)&plus;(<highlight><italic>G&prime;&plus;Ye</italic></highlight>)&minus;&lsqb;(<highlight><italic>Mg&plus;Ye</italic></highlight>)&plus;(<highlight><italic>Mg&plus;Cy</italic></highlight>)&rsqb;/3&rcub;/10 </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>&equals;&lcub;(<highlight><italic>Mg&plus;Ye</italic></highlight>)&minus;(<highlight><italic>G&prime;&plus;Cy</italic></highlight>)&plus;<highlight><italic>G&rcub;/</italic></highlight>2 </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>B</italic></highlight>&equals;&lcub;(<highlight><italic>Mg&plus;Cy</italic></highlight>)&minus;(<highlight><italic>G&prime;&plus;Ye</italic></highlight>)&plus;<highlight><italic>G&rcub;/</italic></highlight>2&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph id="P-0056" lvl="2"><number>&lsqb;0056&rsqb;</number> G: green color signal </paragraph>
<paragraph id="P-0057" lvl="2"><number>&lsqb;0057&rsqb;</number> R: red color signal </paragraph>
<paragraph id="P-0058" lvl="2"><number>&lsqb;0058&rsqb;</number> B: blue color signal </paragraph>
<paragraph id="P-0059" lvl="2"><number>&lsqb;0059&rsqb;</number> Mg: signal unit of magenta pixel charges </paragraph>
<paragraph id="P-0060" lvl="2"><number>&lsqb;0060&rsqb;</number> Ye: signal unit of yellow pixel charges </paragraph>
<paragraph id="P-0061" lvl="2"><number>&lsqb;0061&rsqb;</number> Cy: signal unit of cyan pixel charges </paragraph>
<paragraph id="P-0062" lvl="2"><number>&lsqb;0062&rsqb;</number> G&prime;: signal unit of green pixel charges  
<math-cwu id="MATH-US-00001">
<number>1</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mtable>
        <mtr>
          <mtd>
            <mrow>
              <msub>
                <mi>Y</mi>
                <mi>H</mi>
              </msub>
              <mo>=</mo>
              <mstyle>
                <mtext>&emsp;</mtext>
              </mstyle>
              <mo>&it;</mo>
              <mrow>
                <mrow>
                  <mo>{</mo>
                  <mrow>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mi>Mg</mi>
                        <mo>+</mo>
                        <mi>Ye</mi>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <msup>
                          <mi>G</mi>
                          <mi>&prime;</mi>
                        </msup>
                        <mo>+</mo>
                        <mi>Cy</mi>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mo>}</mo>
                </mrow>
                <mo>/</mo>
                <mi>K2</mi>
              </mrow>
            </mrow>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mrow>
              <mo>=</mo>
              <mstyle>
                <mtext>&emsp;</mtext>
              </mstyle>
              <mo>&it;</mo>
              <mrow>
                <mrow>
                  <mo>{</mo>
                  <mrow>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mi>Mg</mi>
                        <mo>+</mo>
                        <mi>Cy</mi>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <msup>
                          <mi>G</mi>
                          <mi>&prime;</mi>
                        </msup>
                        <mo>+</mo>
                        <mi>Ye</mi>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mo>}</mo>
                </mrow>
                <mo>/</mo>
                <mi>K2</mi>
              </mrow>
            </mrow>
          </mtd>
        </mtr>
      </mtable>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>2</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00001" file="US20030002094A1-20030102-M00001.NB"/>
<image id="EMI-M00001" wi="216.027" he="23.04855" file="US20030002094A1-20030102-M00001.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0063" lvl="2"><number>&lsqb;0063&rsqb;</number> Y<highlight><subscript>H</subscript></highlight>: high frequency luminance signal </paragraph>
<paragraph id="P-0064" lvl="2"><number>&lsqb;0064&rsqb;</number> G&prime;: signal unit of green pixel charges </paragraph>
<paragraph id="P-0065" lvl="2"><number>&lsqb;0065&rsqb;</number> Ye: signal unit of yellow pixel charges </paragraph>
<paragraph id="P-0066" lvl="2"><number>&lsqb;0066&rsqb;</number> Cy: signal unit of cyan pixel charges </paragraph>
<paragraph id="P-0067" lvl="2"><number>&lsqb;0067&rsqb;</number> Mg: signal unit of magenta pixel charges </paragraph>
<paragraph id="P-0068" lvl="2"><number>&lsqb;0068&rsqb;</number> K2: constant for level adjustment of high frequency luminance signal Y<highlight><subscript>H </subscript></highlight></paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>D illustrate an operation sequence of two-pixel addition of pixel combinations shown in <cross-reference target="DRAWINGS">FIG. 2A</cross-reference>. In these Figures, the layout of photoelectric conversion elements (pixels) <highlight><bold>10</bold></highlight>, VCCD&apos;s (VCCD columns) <highlight><bold>20</bold></highlight>, HCCD&apos;s (HCCD row) <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight> of the solid state image pick-up device <highlight><bold>100</bold></highlight> is schematically shown. The signal unit generator is constituted of the VCCD&apos;s <highlight><bold>20</bold></highlight>, HCCD&apos;s <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Charges accumulated in each pixel <highlight><bold>10</bold></highlight> are represented by a reference symbol made of a combination of a numeral and a lowercase letter. The numeral of the reference symbol for charges indicates the ordinal number of a pixel row as counted from the bottom, and the lowercase letter indicates the color of a pixel. In the following description, a pixel row having the ordinal number N as counted from the bottom is called an N-th pixel row. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> For example, a reference symbol &ldquo;<highlight><bold>1</bold></highlight><highlight><italic>g</italic></highlight>&rdquo; represents charges of a green pixel G in the first pixel row, and a reference symbol &ldquo;<highlight><bold>8</bold></highlight><highlight><italic>c</italic></highlight>&rdquo; represents charges of a cyan pixel C in the eighth pixel row. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, light is applied to each pixel <highlight><bold>10</bold></highlight> to accumulate charges. Charges are read from the pixels <highlight><bold>10</bold></highlight> into corresponding VCCD&apos;s. Namely, all-pixel read is performed. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> Each block of VCCD <highlight><bold>20</bold></highlight> indicates one transfer stage constituted of four vertical transfer electrodes. A small block at the bottom of each even number VCCD column indicates one transfer stage constituted of two vertical transfer electrodes. The structure of a VCCD column <highlight><bold>20</bold></highlight> will be detailed later with reference to <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>C, charges read from the first and second pixel rows are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. These charges are transferred from VCCD&apos;s <highlight><bold>20</bold></highlight> to HCCD&apos;s <highlight><bold>40</bold></highlight>, for example, at the same timing. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Each block of HCCD <highlight><bold>40</bold></highlight> indicates one charge transfer stage constituted of two electrodes. The structure of the HCCD row <highlight><bold>40</bold></highlight> will be detailed later with reference to <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The charges transferred to the HCCD&apos;s <highlight><bold>40</bold></highlight> are thereafter sequentially transferred to the output circuit <highlight><bold>50</bold></highlight>. The output circuit <highlight><bold>50</bold></highlight> is controlled so that two sets of charges sequentially output from HCCD <highlight><bold>40</bold></highlight> are added to generate a voltage signal corresponding to the added charges. The voltage signal is amplified to output a signal (signal unit). </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Under this control, two-pixel addition is executed between the class <highlight><bold>1</bold></highlight> pixel row PR<highlight><bold>1</bold></highlight> of the first row and class <highlight><bold>2</bold></highlight> pixel row PR<highlight><bold>2</bold></highlight> of the second row among combinations of pixels shown in <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference>. A signal unit representative of addition of charges <highlight><bold>1</bold></highlight><highlight><italic>g </italic></highlight>and <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>and a signal unit representative of addition of charges <highlight><bold>1</bold></highlight><highlight><italic>m </italic></highlight>and <highlight><bold>2</bold></highlight><highlight><italic>y </italic></highlight>are repetitively output from the output circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>D, charges read from the third and fourth pixel rows are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. The charges transferred to HCCD&apos;s <highlight><bold>40</bold></highlight> are sequentially transferred to the output circuit <highlight><bold>50</bold></highlight>. The output circuit <highlight><bold>50</bold></highlight> is controlled so that unnecessary charges are not detected but drained and two sets of necessary charges are added to generate a voltage signal corresponding to the added charges. The voltage signal is amplified to output a signal (signal unit). </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Under this control, two-pixel addition is executed between the class <highlight><bold>3</bold></highlight> pixel row PR<highlight><bold>3</bold></highlight> of the third row and class <highlight><bold>4</bold></highlight> pixel row PR<highlight><bold>4</bold></highlight> of the fourth row among combinations of pixels shown in <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference>. A signal unit representative of addition of charges <highlight><bold>4</bold></highlight><highlight><italic>y </italic></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>g </italic></highlight>and a signal unit of representative of addition of charges <highlight><bold>4</bold></highlight><highlight><italic>c </italic></highlight>and <highlight><bold>3</bold></highlight><highlight><italic>m </italic></highlight>are repetitively output from the output circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Two-pixel addition between the class <highlight><bold>1</bold></highlight> pixel row PR<highlight><bold>1</bold></highlight> and class <highlight><bold>2</bold></highlight> pixel row PR<highlight><bold>2</bold></highlight> and two-pixel addition between the class <highlight><bold>3</bold></highlight> pixel row PR<highlight><bold>3</bold></highlight> and class <highlight><bold>4</bold></highlight> pixel row PR<highlight><bold>4</bold></highlight> are repetitively executed in the manner described above until two-pixel addition for all combinations of pixels shown in <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> is completed. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> Next, a specific structure of the solid state image pick-up device <highlight><bold>100</bold></highlight> capable of two-pixel addition will be described. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> is a schematic diagram showing the layout of pixels <highlight><bold>10</bold></highlight>, VCCD columns <highlight><bold>20</bold></highlight>, HCCD row <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight> of the solid state image pick-up device. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> On the principal surface of a semiconductor substrate <highlight><bold>1</bold></highlight>, a number of pixels <highlight><bold>10</bold></highlight> are disposed in the honeycomb configuration. Each pixel <highlight><bold>10</bold></highlight> is, for example, a buried type photodiode. In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, the color of each pixel <highlight><bold>10</bold></highlight> is represented by M, G, C or Y. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> A VCCD column <highlight><bold>20</bold></highlight> is disposed in a zigzag way along each pixel column. Each VCCD column <highlight><bold>20</bold></highlight> includes; a vertical charge transfer channel <highlight><bold>21</bold></highlight> formed on the semiconductor substrate; first polysilicon and second polysilicon vertical transfer electrodes <highlight><bold>23</bold></highlight> and <highlight><bold>24</bold></highlight> formed on the semiconductor substrate <highlight><bold>1</bold></highlight> with an electrically insulating film (not shown) being interposed; and first to third auxiliary transfer electrodes <highlight><bold>25</bold></highlight> to <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> The first polysilicon and second polysilicon vertical transfer electrodes, two electrodes <highlight><bold>23</bold></highlight> and <highlight><bold>24</bold></highlight>, are disposed along one pixel row. The first polysilicon vertical transfer electrode <highlight><bold>23</bold></highlight> extending at the downward position of the pixel 10 row also functions as read gates <highlight><bold>30</bold></highlight> for controlling charge transfer from pixels to VCCD&apos;s <highlight><bold>20</bold></highlight>. The read gate <highlight><bold>30</bold></highlight> is shown hatched. The read gate <highlight><bold>30</bold></highlight> is formed at a ratio of one read gate to four transfer electrodes. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Each VCCD <highlight><bold>20</bold></highlight> is a four-phase drive type CCD. Drive signals &phgr;V<highlight><bold>1</bold></highlight> to &phgr;V<highlight><bold>4</bold></highlight> are supplied via pads PV<highlight><bold>1</bold></highlight> to PV<highlight><bold>4</bold></highlight> and wiring lines WL. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> In order to perform all-pixel read, a read pulse (e.g., 15 V) is superposed upon the drive signals &phgr;V<highlight><bold>1</bold></highlight> and &phgr;V<highlight><bold>3</bold></highlight> at the same timing or slightly shifted timings. In response to the read pulse, charges accumulated in each pixel <highlight><bold>10</bold></highlight> are read into the corresponding VCCD <highlight><bold>20</bold></highlight> via the read gate <highlight><bold>30</bold></highlight>. Each VCCD <highlight><bold>20</bold></highlight> is driven by the drive signals &phgr;V<highlight><bold>1</bold></highlight> to &phgr;V<highlight><bold>4</bold></highlight> so that charges read from each pixel <highlight><bold>10</bold></highlight> are transferred toward HCCD <highlight><bold>40</bold></highlight>. By transferring one stage, the phases of charges in the odd and even columns can be made coincident. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Each HCCD <highlight><bold>40</bold></highlight> is a two-phase drive type CCD driven by two-phase drive signals &phgr;H<highlight><bold>1</bold></highlight> and &phgr;H<highlight><bold>2</bold></highlight>. The HCCD row includes; a horizontal charge transfer channel <highlight><bold>41</bold></highlight> formed on the semiconductor substrate; and first polysilicon and second polysilicon horizontal transfer electrodes formed on the semiconductor substrate with an electrically insulating film (not shown) being interposed. A pair of horizontal transfer electrodes is connected to form one horizontal transfer electrode. In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, horizontal transfer electrodes are not shown and only an outline of all horizontal transfer electrodes is schematically shown. HCCD&apos;s <highlight><bold>40</bold></highlight> transfer charges received from VCCD&apos;s <highlight><bold>20</bold></highlight> toward the output circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> The output circuit <highlight><bold>50</bold></highlight> detects charges output from HCCD <highlight><bold>40</bold></highlight> to generate a voltage signal and amplify and output it. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> is a schematic diagram showing the structure of HCCD&apos;s <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, the semiconductor substrate <highlight><bold>1</bold></highlight> includes an n-type semiconductor substrate <highlight><bold>1</bold></highlight><highlight><italic>a </italic></highlight>and a p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>formed on one surface of the n-type semiconductor substrate <highlight><bold>1</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> The horizontal charge transfer channel <highlight><bold>41</bold></highlight> is constituted of n-type impurity diffusion regions <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and n<highlight><superscript>&minus;</superscript></highlight>-type impurity diffusion regions <highlight><bold>41</bold></highlight><highlight><italic>b </italic></highlight>alternately formed in the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>. A sign &plus; of the impurity concentration means a high concentration and a sign &minus; means a low concentration. Therefore, n<highlight><superscript>&plus;</superscript></highlight>&gt;n&gt;n<highlight><superscript>&minus;</superscript></highlight>, p<highlight><superscript>&plus;</superscript></highlight>&gt;p&gt;p<highlight><superscript>&minus;</superscript></highlight>. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Horizontal transfer electrodes <highlight><bold>42</bold></highlight> and <highlight><bold>43</bold></highlight> are disposed on an electrically insulating film <highlight><bold>3</bold></highlight> over the impurity diffusion regions <highlight><bold>41</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>41</bold></highlight><highlight><italic>b</italic></highlight>. Two first polysilicon horizontal transfer electrodes <highlight><bold>42</bold></highlight> and two second polysilicon transfer electrodes <highlight><bold>43</bold></highlight> are disposed for each VCCD <highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Of the four horizontal transfer electrodes <highlight><bold>42</bold></highlight> and <highlight><bold>43</bold></highlight> for each VCCD <highlight><bold>20</bold></highlight>, the downstream side two horizontal transfer electrodes are connected in common to receive the drive signal &phgr;H<highlight><bold>2</bold></highlight>, and the upstream side two horizontal transfer electrodes are connected in common to receive the drive signal &phgr;H<highlight><bold>1</bold></highlight>. One first polysilicon horizontal transfer electrode <highlight><bold>42</bold></highlight>, one upstream second polysilicon horizontal transfer electrode <highlight><bold>43</bold></highlight> and the horizontal charge transfer channel <highlight><bold>41</bold></highlight> under the electrodes <highlight><bold>42</bold></highlight> and <highlight><bold>43</bold></highlight> constitute one block of HCCD <highlight><bold>40</bold></highlight> shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>D. Each horizontal transfer electrode <highlight><bold>42</bold></highlight>, <highlight><bold>43</bold></highlight> is covered with an electrically insulating film IF such as a thermally oxidized film. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> The output circuit <highlight><bold>50</bold></highlight> includes: for example, an output gate <highlight><bold>51</bold></highlight> connected to an output terminal of HCCD <highlight><bold>40</bold></highlight>; a floating diffusion (FD) region <highlight><bold>52</bold></highlight> formed in the semiconductor substrate <highlight><bold>1</bold></highlight> adjacent to the output gate <highlight><bold>51</bold></highlight>; a floating diffusion amplifier (FDA) <highlight><bold>53</bold></highlight> electrically connected to the FD region; a reset gate <highlight><bold>54</bold></highlight> disposed adjacent to the FD region <highlight><bold>52</bold></highlight>; and a drain region <highlight><bold>55</bold></highlight> formed in the semiconductor substrate <highlight><bold>1</bold></highlight> adjacent to the reset gate <highlight><bold>54</bold></highlight>. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> The output gate <highlight><bold>51</bold></highlight> includes: for example, a channel region <highlight><bold>51</bold></highlight><highlight><italic>a </italic></highlight>made of an n<highlight><superscript>&minus;</superscript></highlight>type impurity diffusion region formed in the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>; and a gate electrode <highlight><bold>51</bold></highlight><highlight><italic>b </italic></highlight>formed on the channel region <highlight><bold>51</bold></highlight><highlight><italic>a </italic></highlight>with the electrically insulating film <highlight><bold>3</bold></highlight> being interposed. The gate electrodes <highlight><bold>51</bold></highlight><highlight><italic>b </italic></highlight>is covered with the electrically insulating film IF such as a thermally oxidized film. A d.c. voltage V<highlight><subscript>OG </subscript></highlight>is applied to the output gate <highlight><bold>51</bold></highlight> to transfer charges from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> The FD region <highlight><bold>52</bold></highlight> is made of, for example, an n<highlight><superscript>&plus;</superscript></highlight>-type impurity diffusion region formed in the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> FDA <highlight><bold>53</bold></highlight> has, for example, four transistors Q<highlight><bold>1</bold></highlight>, Q<highlight><bold>2</bold></highlight>, Q<highlight><bold>3</bold></highlight> and Q<highlight><bold>4</bold></highlight>. FDA <highlight><bold>53</bold></highlight> detects charges in the FD region <highlight><bold>52</bold></highlight> to generate a voltage signal, amplify and output it. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> The reset gate <highlight><bold>54</bold></highlight> includes: for example, a channel region <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>made of an n-type impurity diffusion region formed in the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>; and a gate electrode <highlight><bold>54</bold></highlight><highlight><italic>b </italic></highlight>formed on the electrically insulating film <highlight><bold>3</bold></highlight> over the channel region. The gate electrode <highlight><bold>54</bold></highlight><highlight><italic>b </italic></highlight>is covered with the electrically insulating film IF such as a thermally oxidized film. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> The reset gate <highlight><bold>54</bold></highlight> is driven by a drive signal &phgr;RS to drain charges after detected by FDA <highlight><bold>53</bold></highlight> or charges unnecessary to be detected by FDA <highlight><bold>53</bold></highlight>, from the FD region <highlight><bold>52</bold></highlight> to the drain region <highlight><bold>55</bold></highlight>. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> The drain region <highlight><bold>55</bold></highlight> is made of, for example, an n<highlight><superscript>&plus;</superscript></highlight>-type impurity diffusion region formed in the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>. Charges drained to the drain region <highlight><bold>55</bold></highlight> are absorbed, for example, by the power supply voltage V<highlight><subscript>DD</subscript></highlight>. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> The FD region <highlight><bold>52</bold></highlight>, reset gate <highlight><bold>54</bold></highlight> and drain region <highlight><bold>55</bold></highlight> constitute the reset transistor. By properly selecting the waveform of the drive signal &phgr;RS for driving the reset gate <highlight><bold>54</bold></highlight>, the output circuit <highlight><bold>50</bold></highlight> can perform two-pixel addition. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> shows the relation between the waveform of the drive signal &phgr;RS in a individual pixel read operation and the potential of the FD region <highlight><bold>52</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>). <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> shows the waveform of the drive signal &phgr;RS in a two-pixel read operation and the potential of the FD region <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> In this specification, an operation of generating a signal unit without pixel addition is called &ldquo;individual pixel read operation&rdquo; and an operation of generating a signal unit with pixel addition is called &ldquo;pixel addition read operation&rdquo;, where appropriate. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A, in the individual pixel read operation, the drive signal &phgr;RS changes from a low level L (e.g., 0 V) to a high level (e.g., 3 V) at the same timing as that of the drive signal &phgr;H<highlight><bold>2</bold></highlight> having the opposite phase to the drive signal &phgr;H<highlight><bold>1</bold></highlight>. The duration of the high level H of the drive signal &phgr;RS is shorter than the duration of the high level H of the drive signal &phgr;H<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> When the drive signal &phgr;RS takes the high level H, the reset gate <highlight><bold>54</bold></highlight> is opened so that charges in the FD region <highlight><bold>52</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>) are drained to the drain region <highlight><bold>55</bold></highlight>. The potential of the FD region <highlight><bold>52</bold></highlight> rises to the power supply voltage V<highlight><subscript>DD </subscript></highlight>and the output of the FD region <highlight><bold>52</bold></highlight> rises. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> When the drive signal &phgr;RS takes the low level L, the reset gate <highlight><bold>54</bold></highlight> is closed. In this case, the electrostatic coupling capacitance between the reset gate <highlight><bold>54</bold></highlight> and FD region <highlight><bold>52</bold></highlight> slightly lowers the potential of the FD region <highlight><bold>52</bold></highlight>. The lowered potential is represented by EC in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference>. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> When the drive signal &phgr;H<highlight><bold>2</bold></highlight> changes from a high level H (e.g., 3 V) to a low level L (e.g., 0 V), charges are transferred from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>. The potential of the FD region <highlight><bold>52</bold></highlight> lowers by the potential V<highlight><subscript>q </subscript></highlight>corresponding to the transferred charges. FDA <highlight><bold>53</bold></highlight> detects the output from the FD region <highlight><bold>52</bold></highlight> to generate a voltage signal and amplify and output it. This output signal is a signal unit. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>B, in the pixel addition read operation, the drive signal &phgr;RS changes from the low level L to the high level at the same timing as that of the drive signal &phgr;H<highlight><bold>2</bold></highlight>, once per two periods of the drive signal &phgr;H<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> Similar to the individual pixel read operation, when the drive signal &phgr;RS takes the high level H, the reset gate <highlight><bold>54</bold></highlight> is opened so that charges in the FD region <highlight><bold>52</bold></highlight> are drained to the drain region <highlight><bold>55</bold></highlight>. The output of the FD region <highlight><bold>52</bold></highlight> rises. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> When the drive signal &phgr;RS takes the low level L, the reset gate <highlight><bold>54</bold></highlight> is closed. In this case, the electrostatic coupling capacitance between the reset gate <highlight><bold>54</bold></highlight> and FD region <highlight><bold>52</bold></highlight> slightly lowers the potential of the FD region <highlight><bold>52</bold></highlight>. The lowered potential is represented by EC in <cross-reference target="DRAWINGS">FIG. 5B</cross-reference>. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> While the drive signal &phgr;RS takes the low level L, the drive signal &phgr;H<highlight><bold>2</bold></highlight> changes from the high level H to low level L, from the low level L to high level H, and from the high level H to low level L. Each time the drive signal &phgr;H<highlight><bold>2</bold></highlight> changes from the high level H to low level L, charges are transferred from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>. While the drive signal &phgr;RS takes the low level L, charges are transferred twice from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>. In the FD region <highlight><bold>52</bold></highlight>, charges of two pixels are added. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> As charges are transferred at the first time from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>, the potential of the FD region <highlight><bold>52</bold></highlight> lowers by the potential V<highlight><subscript>q1 </subscript></highlight>of the transferred charges. The output of the FD region <highlight><bold>52</bold></highlight> lowers further by the potential V<highlight><subscript>q1 </subscript></highlight>of the transferred charges. As charges are transferred at the second time from HCCD <highlight><bold>40</bold></highlight> to the FD region <highlight><bold>52</bold></highlight>, the potential of the FD region <highlight><bold>52</bold></highlight> lowers further by the potential V<highlight><subscript>q2 </subscript></highlight>of the transferred charges. The output of the FD region <highlight><bold>52</bold></highlight> lowers further by the potential V<highlight><subscript>q2 </subscript></highlight>of the transferred charges. FDA <highlight><bold>53</bold></highlight> detects the output from the FD region <highlight><bold>52</bold></highlight> to generate a voltage signal and amplify and output it. This output signal is a signal unit. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Next, an image pick-up apparatus of the first embodiment will be described. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram showing the outline of an image pick-up apparatus (digital still camera) of the first embodiment. The image pick-up apparatus <highlight><bold>200</bold></highlight> has a solid state image pick-up device <highlight><bold>100</bold></highlight>, an image pick-up optical system <highlight><bold>110</bold></highlight>, an analog/digital (A/D) converter unit <highlight><bold>115</bold></highlight>, a drive signal generator <highlight><bold>120</bold></highlight>, an image signal generator <highlight><bold>130</bold></highlight>, a display <highlight><bold>140</bold></highlight>, a recorder <highlight><bold>150</bold></highlight>, a controller <highlight><bold>160</bold></highlight>, a shutter button <highlight><bold>170</bold></highlight>, a mode selector <highlight><bold>180</bold></highlight>, and an electronic flash <highlight><bold>190</bold></highlight>. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> The structure of the solid state image pick-up device <highlight><bold>100</bold></highlight> has been described earlier, and the description thereof is omitted. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> The image pick-up optical system <highlight><bold>110</bold></highlight> includes: for example, a plurality of optical lenses; an optical lens drive mechanism for moving optical lenses along the optical axis; an optical aperture; an optical aperture open/close mechanism for opening/closing the optical aperture; an optical low-pass filter; and the like. The image pick-up optical system <highlight><bold>110</bold></highlight> focusses an optical image on the solid state image pick-up device <highlight><bold>100</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> single optical lens is shown to represent the image pick-up optical system <highlight><bold>110</bold></highlight>. An arrow L shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> indicates an optical beam. </paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> The A/D converter unit <highlight><bold>115</bold></highlight> receives a signal unit from the solid state image pick-up device <highlight><bold>100</bold></highlight> (output circuit <highlight><bold>50</bold></highlight>), performs an analog gain adjustment process and a noise reduction process by correlation double sampling, and thereafter converts the analog signal into a digital signal. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> The drive signal generator <highlight><bold>120</bold></highlight> has a timing signal generator <highlight><bold>122</bold></highlight> and a driver <highlight><bold>124</bold></highlight>. The timing signal generator <highlight><bold>122</bold></highlight> includes a memory (not shown) storing timing data for generating signals necessary for each operation mode of the image pick-up apparatus <highlight><bold>200</bold></highlight>, and other data. In accordance with the data stored in the memory, the timing signal generator <highlight><bold>122</bold></highlight> generates various timing signals for synchronizing various circuits. The timing signals are supplied to the driver <highlight><bold>124</bold></highlight>, image signal generator <highlight><bold>130</bold></highlight>, controller <highlight><bold>160</bold></highlight> and the like. The timing signal generator <highlight><bold>122</bold></highlight> also generates signals necessary for driving the solid state image pick-up device <highlight><bold>100</bold></highlight>. Some of the signals such as the drive signals &phgr;H<highlight><bold>1</bold></highlight>, &phgr;H<highlight><bold>2</bold></highlight> and &phgr;RS are supplied to the solid state image pick-up device <highlight><bold>100</bold></highlight>, and the remaining signals are supplied to the driver <highlight><bold>124</bold></highlight>. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> The driver <highlight><bold>124</bold></highlight> has, for example, a vertical driver, a DC power supply and the like. In accordance with a signal supplied from the timing signal generator <highlight><bold>122</bold></highlight>, the driver <highlight><bold>124</bold></highlight> generates vertical drive signals &phgr;V<highlight><bold>1</bold></highlight> to &phgr;V<highlight><bold>4</bold></highlight> and the like. The vertical drive signals are supplied to the solid state image pick-up device <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> The image signal generator <highlight><bold>130</bold></highlight> includes a switching (SW) element <highlight><bold>132</bold></highlight>, a first color separator <highlight><bold>134</bold></highlight>, a second color separator <highlight><bold>136</bold></highlight> and a signal processor <highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> The SW element <highlight><bold>132</bold></highlight> receives an output signal from the A/D converter unit <highlight><bold>115</bold></highlight>. If this output signal is a signal generated during the individual pixel read operation, it is supplied to the first color separator <highlight><bold>134</bold></highlight>. If the output signal from the A/D converter unit <highlight><bold>115</bold></highlight> is a signal generated during the pixel addition read operation, it is supplied to the second color separator <highlight><bold>136</bold></highlight>. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> By using the output signal from the A/D converter unit <highlight><bold>115</bold></highlight>, the first or second color separator <highlight><bold>134</bold></highlight> or <highlight><bold>136</bold></highlight> generates red, green and blue color signals, a luminance signal and the like. These signals are supplied to the signal processor <highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> For example, the first color separator <highlight><bold>134</bold></highlight> generates red, green and blue color signals by using the following equation (3), and generates the high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>by using the following equation (4): </paragraph>
<paragraph lvl="0"><in-line-formula>G&equals;(<highlight><italic>G&prime;&plus;Ye&plus;Cy&minus;Mg</italic></highlight>)/3 </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>R</italic></highlight>&equals;(<highlight><italic>Mg&plus;Ye&minus;Cy</italic></highlight>)/2 </in-line-formula></paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>B</italic></highlight>&equals;(<highlight><italic>Mg&plus;Cy&minus;Ye</italic></highlight>)/2&emsp;&emsp;(3) </in-line-formula></paragraph>
<paragraph id="P-0125" lvl="2"><number>&lsqb;0125&rsqb;</number> G: green color signal </paragraph>
<paragraph id="P-0126" lvl="2"><number>&lsqb;0126&rsqb;</number> R: red color signal </paragraph>
<paragraph id="P-0127" lvl="2"><number>&lsqb;0127&rsqb;</number> B: blue color signal </paragraph>
<paragraph id="P-0128" lvl="2"><number>&lsqb;0128&rsqb;</number> G&prime;: signal unit of green pixel charges </paragraph>
<paragraph id="P-0129" lvl="2"><number>&lsqb;0129&rsqb;</number> Ye: signal unit of yellow pixel charges </paragraph>
<paragraph id="P-0130" lvl="2"><number>&lsqb;0130&rsqb;</number> Cy: signal unit of cyan pixel charges </paragraph>
<paragraph id="P-0131" lvl="2"><number>&lsqb;0131&rsqb;</number> Mg: signal unit of magenta pixel charges </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>Y</italic></highlight><highlight><subscript>H</subscript></highlight>&equals;(2<highlight><italic>G&prime;&plus;Ye&plus;Cy&plus;Mg</italic></highlight>)/<highlight><italic>K</italic></highlight>1&emsp;&emsp;(4) </in-line-formula></paragraph>
<paragraph id="P-0132" lvl="2"><number>&lsqb;0132&rsqb;</number> Y<highlight><subscript>H</subscript></highlight>: high frequency luminance signal </paragraph>
<paragraph id="P-0133" lvl="2"><number>&lsqb;0133&rsqb;</number> G&prime;: signal unit of green pixel charges </paragraph>
<paragraph id="P-0134" lvl="2"><number>&lsqb;0134&rsqb;</number> Ye: signal unit of yellow pixel charges </paragraph>
<paragraph id="P-0135" lvl="2"><number>&lsqb;0135&rsqb;</number> Cy: signal unit of cyan pixel charges </paragraph>
<paragraph id="P-0136" lvl="2"><number>&lsqb;0136&rsqb;</number> Mg: signal unit of magenta pixel charges </paragraph>
<paragraph id="P-0137" lvl="2"><number>&lsqb;0137&rsqb;</number> K1: constant for level adjustment of high frequency luminance signal Y<highlight><subscript>H </subscript></highlight></paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> For example, the second color separator <highlight><bold>136</bold></highlight> generates red, green and blue color signals by using the previously described equation (1), and generates the high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>by using the previously described equation (2). </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> The signal processor <highlight><bold>138</bold></highlight> performs various processes in accordance with color signal information, luminance signal information and the like supplied from the first or second color separator <highlight><bold>134</bold></highlight> or <highlight><bold>136</bold></highlight>, and generates various signals such as image signals, a luminance signal and the like for each operation mode of the image pick-up device <highlight><bold>200</bold></highlight>. Signals generated by the signal processor <highlight><bold>138</bold></highlight> are supplied to the display <highlight><bold>140</bold></highlight>, recorder <highlight><bold>150</bold></highlight> or controller <highlight><bold>160</bold></highlight>. </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> The display <highlight><bold>140</bold></highlight> may be a liquid crystal display and displays a still image or moving image in accordance with image signals supplied from the signal processor <highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> The recorder <highlight><bold>150</bold></highlight> records image signals supplied from the signal processor <highlight><bold>138</bold></highlight> in a storage medium such as a memory card. </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> The controller <highlight><bold>160</bold></highlight> may be a central processor unit (CPU). In accordance with signals supplied from a shutter bottom <highlight><bold>170</bold></highlight>, a mode selector <highlight><bold>180</bold></highlight> or the signal processor <highlight><bold>138</bold></highlight>, the controller <highlight><bold>160</bold></highlight> controls the operations of the image pick-up optical system <highlight><bold>110</bold></highlight>, timing signal generator <highlight><bold>122</bold></highlight>, SW element <highlight><bold>132</bold></highlight>, first color separator <highlight><bold>134</bold></highlight>, second color separator <highlight><bold>136</bold></highlight> and signal processor <highlight><bold>138</bold></highlight>. </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> The mode selector <highlight><bold>180</bold></highlight> is a switch for selecting the operation mode of the image pick-up apparatus <highlight><bold>200</bold></highlight>. The electronic flash <highlight><bold>190</bold></highlight> may be a strobe whose operation is controlled by the controller <highlight><bold>160</bold></highlight>. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> A user can select the operation mode of the image pick-up apparatus <highlight><bold>200</bold></highlight> by using the mode selector <highlight><bold>180</bold></highlight>. The operation mode includes a high image quality mode during the individual pixel read operation and a high sensitivity mode during the addition pixel read operation. An automatic image pick-up mode function may be provided to make the controller <highlight><bold>160</bold></highlight> select either the individual pixel read operation or pixel addition read operation. </paragraph>
<paragraph id="P-0145" lvl="0"><number>&lsqb;0145&rsqb;</number> For example, after the power is turned on, the automatic image pick-up mode is forcibly set and a moving image or still image can be displayed on the display <highlight><bold>140</bold></highlight>. When another operation mode is selected thereafter by using the mode selector <highlight><bold>180</bold></highlight>, a moving image or still image can be displayed on the display <highlight><bold>140</bold></highlight> in the selected operation mode. </paragraph>
<paragraph id="P-0146" lvl="0"><number>&lsqb;0146&rsqb;</number> For example, if the light amount of an image displayed on the display <highlight><bold>140</bold></highlight> in the high image quality mode is insufficient, the high sensitivity mode or automatic image pick-up mode may be selected by using the mode selector <highlight><bold>180</bold></highlight>. The sensitivity of the image pick-up apparatus <highlight><bold>200</bold></highlight> can be increased by two-pixel addition. If the light amount of an image is still insufficient even if the sensitivity of the image pick-up apparatus is increased, the electronic flash <highlight><bold>190</bold></highlight> is operated to increase the amount of light from a subject. </paragraph>
<paragraph id="P-0147" lvl="0"><number>&lsqb;0147&rsqb;</number> Next, four-pixel addition will be described by using a solid state image pick-up device having the pixel layout same as that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Also in the case of four-pixel addition, if pixel addition which generates white signals, i.e., pixel addition of two magenta pixels M and two green pixels G, is not performed, it is possible to suppress reduction of a luminance, generation of a false color, and reduction of a color S/N ratio. </paragraph>
<paragraph id="P-0148" lvl="0"><number>&lsqb;0148&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows an example of combinations of pixels for four-pixel addition of a solid state image pick-up device <highlight><bold>105</bold></highlight> having the pixel layout same as that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the pixel addition generating no white signal. </paragraph>
<paragraph id="P-0149" lvl="0"><number>&lsqb;0149&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, four pixels surrounded by a two-dot chain line are added. Pixel rows are classified into first and second blocks BL<highlight><bold>1</bold></highlight> and BL<highlight><bold>2</bold></highlight> in accordance with the colors of pixels to be added. Each of the blocks BL<highlight><bold>1</bold></highlight> and BL<highlight><bold>2</bold></highlight> is constituted of four pixel rows disposed along the pixel column direction. The first and second blocks BL<highlight><bold>1</bold></highlight> and BL<highlight><bold>2</bold></highlight> are disposed alternately. </paragraph>
<paragraph id="P-0150" lvl="0"><number>&lsqb;0150&rsqb;</number> In the first block BL<highlight><bold>1</bold></highlight>, four-pixel addition of two magenta pixels M and two cyan pixels C aligned obliquely and four-pixel addition of two green pixels G and two yellow pixels Y aligned obliquely are performed. In the second block BL<highlight><bold>2</bold></highlight>, four-pixel addition of two magenta pixels M and two yellow pixels Y aligned obliquely and four-pixel addition of two green pixels G and two cyan pixels C aligned obliquely are performed. Charges of pixels not used for addition are drained at proper timings. </paragraph>
<paragraph id="P-0151" lvl="0"><number>&lsqb;0151&rsqb;</number> In both the first and second blocks BL<highlight><bold>1</bold></highlight> and BL<highlight><bold>2</bold></highlight>, an addition signal of two signal units of four-pixels output in succession from the output circuit (signal unit generator) <highlight><bold>50</bold></highlight> is a signal (4R&plus;6G&plus;4B) of red, green and blue pixels. By using this signal, a luminance signal can be obtained. Each signal unit is not a white signal but it always contains color signal information. </paragraph>
<paragraph id="P-0152" lvl="0"><number>&lsqb;0152&rsqb;</number> Even with four-pixel addition, many luminance signals (luminance information) can be obtained and much color signal information can be obtained. It is therefore possible to suppress reduction of a luminance, generation of a false color, and reduction of a color S/N ratio. </paragraph>
<paragraph id="P-0153" lvl="0"><number>&lsqb;0153&rsqb;</number> After four-pixel addition is performed, red, green and blue pixel signals can be calculated by the equation (1) and a high frequency luminance signal Y<highlight><subscript>H </subscript></highlight>can be calculated from the equation (2). </paragraph>
<paragraph id="P-0154" lvl="0"><number>&lsqb;0154&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>I illustrate the operation sequence of four-pixel addition of pixel combinations shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, reference symbols and numerals are similar to those shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>D. VCCD&apos;s <highlight><bold>20</bold></highlight>A, HCCD&apos;s <highlight><bold>40</bold></highlight> and an output circuit <highlight><bold>50</bold></highlight> constitute a signal unit generator for adding charges of a plurality of pixels to generate a signal unit. </paragraph>
<paragraph id="P-0155" lvl="0"><number>&lsqb;0155&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A, light is applied to each pixel <highlight><bold>10</bold></highlight> to accumulate charges. Charges are read from the pixels <highlight><bold>10</bold></highlight> in the two upstream pixel rows of the second block BL<highlight><bold>2</bold></highlight> into corresponding VCCD&apos;s <highlight><bold>20</bold></highlight>A. </paragraph>
<paragraph id="P-0156" lvl="0"><number>&lsqb;0156&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>B, charges in VCCD&apos;s <highlight><bold>20</bold></highlight>A are transferred downstream by one transfer stage from the state shown in <cross-reference target="DRAWINGS">FIG. 8A</cross-reference>. Charges are read from the pixels <highlight><bold>10</bold></highlight> in the first block BL<highlight><bold>1</bold></highlight> into corresponding VCCD&apos;s <highlight><bold>20</bold></highlight>A. </paragraph>
<paragraph id="P-0157" lvl="0"><number>&lsqb;0157&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>C, charges in VCCD&apos;s <highlight><bold>20</bold></highlight>A are transferred downstream by one transfer stage from the state shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>B, and charges are read from the pixels in the two downstream pixel rows in the second block BL<highlight><bold>2</bold></highlight> into corresponding VCCD&apos;s <highlight><bold>20</bold></highlight>A. Charges are therefore read from all pixels <highlight><bold>10</bold></highlight> into corresponding VCCD&apos;s <highlight><bold>20</bold></highlight>A. Namely, all-pixel read is completed. </paragraph>
<paragraph id="P-0158" lvl="0"><number>&lsqb;0158&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>D, the charges read from the two downstream pixel rows in the most downstream first block BL<highlight><bold>1</bold></highlight> are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. These charges are transferred from VCCD&apos;s <highlight><bold>20</bold></highlight>A to HCCD&apos;s <highlight><bold>40</bold></highlight> at the same timing. </paragraph>
<paragraph id="P-0159" lvl="0"><number>&lsqb;0159&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>E, charges in HCCD&apos;s are transferred downstream by four transfer stages. Charges in VCCD&apos;s in the most downstream row and corresponding charges in HCCD&apos;s have the same color. </paragraph>
<paragraph id="P-0160" lvl="0"><number>&lsqb;0160&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>F, while the charge transfer operation for HCCD&apos;s <highlight><bold>40</bold></highlight> is stopped, charges in VCCD&apos;s <highlight><bold>20</bold></highlight>A in the most downstream row are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. The charges read from the two pixel rows on the upstream side of the most downstream first block BL<highlight><bold>1</bold></highlight> are therefore transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. Charges accumulated in two pixels having the same color and transferred via VCCD&apos;s <highlight><bold>20</bold></highlight>A are therefore added in each of HCCD&apos;s. </paragraph>
<paragraph id="P-0161" lvl="0"><number>&lsqb;0161&rsqb;</number> Thereafter, the charges in HCCD&apos;s <highlight><bold>40</bold></highlight> are sequentially transferred to the output circuit <highlight><bold>50</bold></highlight>. The operation of the output circuit <highlight><bold>50</bold></highlight> is controlled in such a manner that the charges (<highlight><bold>1</bold></highlight><highlight><italic>g</italic></highlight>&plus;<highlight><bold>3</bold></highlight><highlight><italic>g</italic></highlight>) transferred at the first time are drained and the charges successively transferred at two steps of four pixels transferred from the second and following times are added to generate a voltage signal corresponding the charge amount and output an amplified voltage signal (signal unit). </paragraph>
<paragraph id="P-0162" lvl="0"><number>&lsqb;0162&rsqb;</number> With this control, four-pixel addition for the most downstream first block BL<highlight><bold>1</bold></highlight> among combinations of pixels shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> can be performed. The output circuit <highlight><bold>50</bold></highlight> repetitively outputs a signal unit adding four sets of charges <highlight><bold>1</bold></highlight><highlight><italic>m</italic></highlight>, <highlight><bold>2</bold></highlight><highlight><italic>c</italic></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>m </italic></highlight>and <highlight><bold>4</bold></highlight><highlight><italic>c </italic></highlight>and a signal unit adding four sets of charges <highlight><bold>1</bold></highlight><highlight><italic>g</italic></highlight>, <highlight><bold>2</bold></highlight><highlight><italic>y</italic></highlight>, <highlight><bold>3</bold></highlight><highlight><italic>g </italic></highlight>and <highlight><bold>4</bold></highlight><highlight><italic>y. </italic></highlight></paragraph>
<paragraph id="P-0163" lvl="0"><number>&lsqb;0163&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>G, charges in VCCD&apos;s <highlight><bold>20</bold></highlight>A in the most downstream pixel row are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. Charges read from the pixels in the two upstream pixel rows in the most downstream second block BL<highlight><bold>2</bold></highlight> are therefore transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. </paragraph>
<paragraph id="P-0164" lvl="0"><number>&lsqb;0164&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>H, the charges in HCCD&apos;s <highlight><bold>40</bold></highlight> are transferred downstream by four charge transfer stages. Charges in VCCD&apos;s in the most downstream row and corresponding charges in HCCD&apos;s have the same color. </paragraph>
<paragraph id="P-0165" lvl="0"><number>&lsqb;0165&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>I, while the charge transfer operation for HCCD&apos;s <highlight><bold>40</bold></highlight> is stopped, charges in VCCD&apos;s <highlight><bold>20</bold></highlight>A in the most downstream row are transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. </paragraph>
<paragraph id="P-0166" lvl="0"><number>&lsqb;0166&rsqb;</number> The charges read from the two pixel rows on the downstream side of the most downstream second block BL<highlight><bold>2</bold></highlight> are therefore transferred to HCCD&apos;s <highlight><bold>40</bold></highlight>. Charges accumulated in two pixels having the same color and transferred via VCCD&apos;s <highlight><bold>20</bold></highlight>A are therefore added in each of HCCD&apos;s. </paragraph>
<paragraph id="P-0167" lvl="0"><number>&lsqb;0167&rsqb;</number> Thereafter, the charges in HCCD&apos;s <highlight><bold>40</bold></highlight> are sequentially transferred to the output circuit <highlight><bold>50</bold></highlight>. The operation of the output circuit <highlight><bold>50</bold></highlight> is controlled in such a manner that the charges of four pixels sequentially output from HCCD <highlight><bold>40</bold></highlight> are added to generate a voltage signal corresponding the charge amount and output an amplified voltage signal (signal unit). </paragraph>
<paragraph id="P-0168" lvl="0"><number>&lsqb;0168&rsqb;</number> With this control, four-pixel addition for the most downstream second block BL<highlight><bold>2</bold></highlight> among combinations of pixels shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> can be performed. The output circuit <highlight><bold>50</bold></highlight> repetitively outputs a signal unit adding four sets of charges <highlight><bold>5</bold></highlight><highlight><italic>m</italic></highlight>, <highlight><bold>6</bold></highlight><highlight><italic>y</italic></highlight>, <highlight><bold>7</bold></highlight><highlight><italic>m </italic></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>y </italic></highlight>and a signal unit adding four sets of charges <highlight><bold>5</bold></highlight><highlight><italic>g</italic></highlight>, <highlight><bold>6</bold></highlight><highlight><italic>c</italic></highlight>, <highlight><bold>7</bold></highlight><highlight><italic>g </italic></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0169" lvl="0"><number>&lsqb;0169&rsqb;</number> Four-pixel addition in the first and second blocks BL<highlight><bold>1</bold></highlight> and BL<highlight><bold>2</bold></highlight> is repeated in the above manner until all combinations of pixels shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> are processed. </paragraph>
<paragraph id="P-0170" lvl="0"><number>&lsqb;0170&rsqb;</number> If the control method for the output circuit <highlight><bold>50</bold></highlight> is changed, four-pixel addition for pixel combinations different from those shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> can be performed. </paragraph>
<paragraph id="P-0171" lvl="0"><number>&lsqb;0171&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> shows another example of combinations of pixels to be subjected to four-pixel addition in a solid state image pick-up device <highlight><bold>105</bold></highlight> having the pixel layout same as that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the pixel addition generating no white signal. </paragraph>
<paragraph id="P-0172" lvl="0"><number>&lsqb;0172&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, four pixel addition is performed by using a first pair of two pixels surrounded by a two-dot chain line and a second pair of two pixels connected by a two-dot chain line to the first pair. Pixel rows are classified into first and second blocks BL<highlight><bold>10</bold></highlight> and BL<highlight><bold>11</bold></highlight> depending upon colors of pixels to be subjected to four-pixel addition. Each of the first and second blocks BL<highlight><bold>10</bold></highlight> and BL<highlight><bold>11</bold></highlight> has four pixel rows disposed along the pixel column direction. The first and second blocks BL<highlight><bold>10</bold></highlight> and BL<highlight><bold>11</bold></highlight> are alternately disposed. </paragraph>
<paragraph id="P-0173" lvl="0"><number>&lsqb;0173&rsqb;</number> The first block BL<highlight><bold>10</bold></highlight> is subjected to four-pixel addition of two green pixels G and two cyan pixels C and four-pixel addition of two magenta pixels M and two yellow pixels Y are performed. </paragraph>
<paragraph id="P-0174" lvl="0"><number>&lsqb;0174&rsqb;</number> The second block BL<highlight><bold>11</bold></highlight> is subjected to four-pixel addition of two yellow pixels Y and two green pixels G and four-pixel addition of two cyan pixels C and two magenta pixels M. </paragraph>
<paragraph id="P-0175" lvl="0"><number>&lsqb;0175&rsqb;</number> Charges read from of pairs of two pixels of the first block BL<highlight><bold>10</bold></highlight> are added and sequentially output from HCCD <highlight><bold>40</bold></highlight>. A signal (signal unit) corresponding the charge amount is output. Next, charges read from pairs of two pixels of the second block BL<highlight><bold>11</bold></highlight> are added and sequentially output from HCCD <highlight><bold>40</bold></highlight>. A signal (signal unit) corresponding to the charge amount is output. </paragraph>
<paragraph id="P-0176" lvl="0"><number>&lsqb;0176&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a schematic diagram showing the layout of pixels <highlight><bold>10</bold></highlight>, VCCD columns <highlight><bold>20</bold></highlight>A, an HCCD row <highlight><bold>40</bold></highlight> and an output circuit <highlight><bold>50</bold></highlight> of a solid state image pick-up device <highlight><bold>105</bold></highlight> which performs four-pixel addition. </paragraph>
<paragraph id="P-0177" lvl="0"><number>&lsqb;0177&rsqb;</number> The VCCD column <highlight><bold>20</bold></highlight>A has fourth to seventh auxiliary transfer electrodes <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>b </italic></highlight>on the downstream side of a third auxiliary transfer electrode <highlight><bold>27</bold></highlight>. Wiring lines for supplying a drive signal to each VCCD <highlight><bold>20</bold></highlight>A are different from those shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. </paragraph>
<paragraph id="P-0178" lvl="0"><number>&lsqb;0178&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, components common to those shown in <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> are represented by similar reference symbols and the description thereof is omitted. </paragraph>
<paragraph id="P-0179" lvl="0"><number>&lsqb;0179&rsqb;</number> For the pixels <highlight><bold>10</bold></highlight> in the first block BL<highlight><bold>10</bold></highlight>, four-phase drive signals &phgr;V<highlight><bold>1</bold></highlight>, &phgr;V<highlight><bold>2</bold></highlight>, &phgr;V<highlight><bold>3</bold></highlight> and &phgr;V<highlight><bold>4</bold></highlight> are applied to first and second vertical transfer electrodes <highlight><bold>23</bold></highlight> and <highlight><bold>24</bold></highlight> and first to seventh auxiliary transfer electrodes <highlight><bold>25</bold></highlight> to <highlight><bold>27</bold></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>29</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>29</bold></highlight><highlight><italic>b </italic></highlight>via pads PV<highlight><bold>1</bold></highlight> to PV<highlight><bold>4</bold></highlight> and wiring lines WL<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0180" lvl="0"><number>&lsqb;0180&rsqb;</number> A drive signal &phgr;V<highlight><bold>3</bold></highlight>A, &phgr;V<highlight><bold>1</bold></highlight>A, &phgr;V<highlight><bold>3</bold></highlight>B or &phgr;V<highlight><bold>1</bold></highlight>B is applied to the first vertical transfer electrode <highlight><bold>23</bold></highlight> for the pixels <highlight><bold>10</bold></highlight> in the second block BL<highlight><bold>11</bold></highlight> via pads PV<highlight><bold>5</bold></highlight> to PV<highlight><bold>8</bold></highlight> and wiring lines WL<highlight><bold>2</bold></highlight>, and a drive signal &phgr;V<highlight><bold>2</bold></highlight> or &phgr;V<highlight><bold>4</bold></highlight> is applied to the second vertical transfer electrode <highlight><bold>24</bold></highlight> via the pad PV<highlight><bold>2</bold></highlight> or PV<highlight><bold>4</bold></highlight> and wiring lines WL<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0181" lvl="0"><number>&lsqb;0181&rsqb;</number> The drive signals &phgr;V<highlight><bold>1</bold></highlight> &phgr;V<highlight><bold>1</bold></highlight>A and &phgr;V<highlight><bold>1</bold></highlight>B as well as the drive signals &phgr;V<highlight><bold>3</bold></highlight>, &phgr;V<highlight><bold>3</bold></highlight>A and &phgr;V<highlight><bold>3</bold></highlight>B have the same phase and waveform. A read pulse (e.g., 15 V) can be superposed upon these drive signals. </paragraph>
<paragraph id="P-0182" lvl="0"><number>&lsqb;0182&rsqb;</number> When charges are read from pixels <highlight><bold>10</bold></highlight> in the first block BL<highlight><bold>10</bold></highlight> into corresponding HCCD&apos;s <highlight><bold>20</bold></highlight>A, the read pulse is superposed upon the drive signals &phgr;V<highlight><bold>1</bold></highlight> and &phgr;V<highlight><bold>3</bold></highlight> at the same timing or slightly shifted timings. </paragraph>
<paragraph id="P-0183" lvl="0"><number>&lsqb;0183&rsqb;</number> When charges are read from pixels <highlight><bold>10</bold></highlight> in the two upstream pixel rows in the second block BL<highlight><bold>11</bold></highlight> into corresponding HCCD&apos;s <highlight><bold>20</bold></highlight>A, the read pulse is superposed upon the drive signals &phgr;V<highlight><bold>3</bold></highlight>A and &phgr;V<highlight><bold>1</bold></highlight>A at the same timing or slightly shifted timings. When charges are read from pixels <highlight><bold>10</bold></highlight> in the two downstream pixel rows in the second block BL<highlight><bold>11</bold></highlight> into corresponding HCCD&apos;s <highlight><bold>20</bold></highlight>A, the read pulse is superposed upon the drive signals &phgr;V<highlight><bold>3</bold></highlight>B and &phgr;V<highlight><bold>1</bold></highlight>B at the same timing or slightly shifted timings. </paragraph>
<paragraph id="P-0184" lvl="0"><number>&lsqb;0184&rsqb;</number> Each VCCD <highlight><bold>20</bold></highlight>A is driven by the drive signals &phgr;V<highlight><bold>1</bold></highlight> to &phgr;V<highlight><bold>4</bold></highlight>, &phgr;V<highlight><bold>1</bold></highlight>A, &phgr;V<highlight><bold>1</bold></highlight>B, &phgr;V<highlight><bold>3</bold></highlight>A and &phgr;V<highlight><bold>3</bold></highlight>B, and charges read from a pixel <highlight><bold>10</bold></highlight> are transferred toward a corresponding HCCD <highlight><bold>40</bold></highlight>. </paragraph>
<paragraph id="P-0185" lvl="0"><number>&lsqb;0185&rsqb;</number> An image pick-up apparatus (digital still camera) similar to the image pick-up apparatus <highlight><bold>200</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> can be realized by using the solid image pick-up device <highlight><bold>105</bold></highlight>. </paragraph>
<paragraph id="P-0186" lvl="0"><number>&lsqb;0186&rsqb;</number> As described with reference to <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>I, the operations of VCCD&apos;s <highlight><bold>20</bold></highlight>A, HCCD&apos;s <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight> for four-pixel addition are quite different from those for two-pixel addition. Four-pixel addition cannot be performed even if the solid state image pick-up device <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is replaced with the solid state image pick-up device <highlight><bold>105</bold></highlight>. </paragraph>
<paragraph id="P-0187" lvl="0"><number>&lsqb;0187&rsqb;</number> The drive signal generator <highlight><bold>120</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is required to generate drive signals necessary for four-pixel addition. Namely, data necessary for four-pixel addition is stored in the memory of the timing signal generator <highlight><bold>122</bold></highlight>. The structures of the timing signal generator <highlight><bold>122</bold></highlight> and driver <highlight><bold>124</bold></highlight> are changed to some extent. </paragraph>
<paragraph id="P-0188" lvl="0"><number>&lsqb;0188&rsqb;</number> One drive signal generator may be structured so that it can be used for both two-pixel addition and four-pixel addition. Similarly, one second color separator may be structured so that it can be used for both two-pixel addition and four-pixel addition. It is also possible to structure one image pick-up apparatus usable for individual pixel read, two-pixel addition and four-pixel addition. </paragraph>
<paragraph id="P-0189" lvl="0"><number>&lsqb;0189&rsqb;</number> Next, an image pick-up apparatus (digital still camera) according to a second embodiment will be described. </paragraph>
<paragraph id="P-0190" lvl="0"><number>&lsqb;0190&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a block diagram showing the structure of the image pick-up apparatus (digital still camera) of the second embodiment. The image pick-up apparatus <highlight><bold>300</bold></highlight> has an image signal generator <highlight><bold>230</bold></highlight> having the structure and function different from those of the image signal generator <highlight><bold>130</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, and has a controller <highlight><bold>260</bold></highlight> having functions in addition to the functions of the controller <highlight><bold>160</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The image pick-up apparatus has a mode selector <highlight><bold>280</bold></highlight> for selecting an operation mode from operation modes larger in number than the operation modes selectable by the mode selector <highlight><bold>180</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. </paragraph>
<paragraph id="P-0191" lvl="0"><number>&lsqb;0191&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, components common to those shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are represented by similar reference numerals, and the description thereof is omitted. </paragraph>
<paragraph id="P-0192" lvl="0"><number>&lsqb;0192&rsqb;</number> The image signal generator <highlight><bold>230</bold></highlight> of the image pick-up apparatus <highlight><bold>300</bold></highlight> has a synthesizer <highlight><bold>234</bold></highlight>. The synthesizer <highlight><bold>234</bold></highlight> synthesizes a signal output from the first color separator <highlight><bold>134</bold></highlight> during the individual pixel read operation and a signal output from the second color separator <highlight><bold>136</bold></highlight> during the pixel addition read operation, and generates color signals, a luminance signal and the like necessary for generating an image signal. </paragraph>
<paragraph id="P-0193" lvl="0"><number>&lsqb;0193&rsqb;</number> A signal output from the first color separator <highlight><bold>134</bold></highlight> and a signal output from the second color separator <highlight><bold>136</bold></highlight> are directed either to the synthesizer <highlight><bold>234</bold></highlight> or signal processor <highlight><bold>236</bold></highlight> by a second switching (SW) element <highlight><bold>232</bold></highlight>. </paragraph>
<paragraph id="P-0194" lvl="0"><number>&lsqb;0194&rsqb;</number> The signal processor <highlight><bold>236</bold></highlight> generates an image signal by using any one of a signal output from the first color separator <highlight><bold>134</bold></highlight>, a signal output from the second color separator <highlight><bold>136</bold></highlight>, and a signal output from the synthesizer <highlight><bold>234</bold></highlight>. </paragraph>
<paragraph id="P-0195" lvl="0"><number>&lsqb;0195&rsqb;</number> The controller <highlight><bold>260</bold></highlight> has a function of controlling the second SW element <highlight><bold>232</bold></highlight> and synthesizer <highlight><bold>234</bold></highlight> in addition to the functions of the controller <highlight><bold>160</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. </paragraph>
<paragraph id="P-0196" lvl="0"><number>&lsqb;0196&rsqb;</number> The image pick-up apparatus <highlight><bold>300</bold></highlight> operates in one of a high image quality mode during the individual pixel read operation, a high sensitivity mode during the pixel addition read operation, and an image synthesizing mode during the synthesizing operation by the synthesizer <highlight><bold>232</bold></highlight>. One of the modes is selected by a user with the mode selector <highlight><bold>280</bold></highlight>. The number of operation modes selectable by the mode selector is larger by one than the operation modes of the image pick-up apparatus <highlight><bold>200</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. </paragraph>
<paragraph id="P-0197" lvl="0"><number>&lsqb;0197&rsqb;</number> Similar to the image pick-up apparatus <highlight><bold>200</bold></highlight>, the image pick-up apparatus <highlight><bold>300</bold></highlight> may be provided with an automatic image pick-up mode. In the automatic image pick-up mode, the controller <highlight><bold>260</bold></highlight> determines the operation mode to be selected from the high image quality mode, high sensitivity mode, and image synthesizing mode. </paragraph>
<paragraph id="P-0198" lvl="0"><number>&lsqb;0198&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> shows the operation timings of the first color separator <highlight><bold>132</bold></highlight> and second color separator <highlight><bold>134</bold></highlight> when a still image is picked up by using the electronic flash <highlight><bold>190</bold></highlight> in the image synthesizing mode. It is assumed that the first color separator <highlight><bold>132</bold></highlight> performs the individual pixel read operation before the image synthesizing mode starts. </paragraph>
<paragraph id="P-0199" lvl="0"><number>&lsqb;0199&rsqb;</number> When the shutter button <highlight><bold>170</bold></highlight> is depressed in the image synthesizing mode selected by the mode selector <highlight><bold>280</bold></highlight>, the solid state image pick-up device <highlight><bold>105</bold></highlight> sequentially performs an operation necessary for generating signal units of one frame through pixel addition read and an operation necessary for generating signal units of one frame through individual pixel read, in this order recited. It is assumed that the shutter bottom <highlight><bold>170</bold></highlight> is depressed at a predetermined timing between T<highlight><subscript>1 </subscript></highlight>and T<highlight><subscript>2 </subscript></highlight>when blanking pulses VD<highlight><bold>1</bold></highlight> and VD<highlight><bold>2</bold></highlight> are generated. </paragraph>
<paragraph id="P-0200" lvl="0"><number>&lsqb;0200&rsqb;</number> The second color separator <highlight><bold>134</bold></highlight> receives the signal units generated by pixel addition read in the image synthesizing mode, and operates during the period between predetermined timings T<highlight><subscript>2 </subscript></highlight>and T<highlight><subscript>5 </subscript></highlight>when blanking pulses VD<highlight><bold>2</bold></highlight> and VD<highlight><bold>3</bold></highlight> are generated. The electronic flash emits light during the period between timings T<highlight><subscript>3 </subscript></highlight>and T<highlight><subscript>4</subscript></highlight>. This light emission is performed before individual pixel read in the image synthesizing mode starts. </paragraph>
<paragraph id="P-0201" lvl="0"><number>&lsqb;0201&rsqb;</number> Next, the first color separator <highlight><bold>132</bold></highlight> receives the signal units and operates during the period between predetermined timings T<highlight><subscript>5 </subscript></highlight>and T<highlight><subscript>6 </subscript></highlight>when blanking pulses VD<highlight><bold>3</bold></highlight> and VD<highlight><bold>4</bold></highlight> are generated. </paragraph>
<paragraph id="P-0202" lvl="0"><number>&lsqb;0202&rsqb;</number> The synthesizer <highlight><bold>234</bold></highlight> performs a synthesizing operation and the signal processor <highlight><bold>236</bold></highlight> generates image signals. A reproduced image of image signals has, for example, a subject background image formed by pixel addition read and a subject image formed by individual pixel read. </paragraph>
<paragraph id="P-0203" lvl="0"><number>&lsqb;0203&rsqb;</number> Even if the subject and background have dark scenes, an image having both bright subject and background images can be reproduced. </paragraph>
<paragraph id="P-0204" lvl="0"><number>&lsqb;0204&rsqb;</number> The present invention has been described in connection with the preferred embodiments. The invention is not limited only to the above embodiments. It is apparent that various modifications, improvements, combinations, and the like can be made by those skilled in the art. </paragraph>
<paragraph id="P-0205" lvl="0"><number>&lsqb;0205&rsqb;</number> For example, the layout of pixels for two-pixel addition is not limited only to that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, green pixels G and magenta pixels M may be exchanged or yellow pixels Y and cyan pixels C may be exchanged. Desired two-pixel addition is possible without generating a white signal, even if most downstream one or two pixel rows shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> are neglected or left side one or two pixel columns are neglected. </paragraph>
<paragraph id="P-0206" lvl="0"><number>&lsqb;0206&rsqb;</number> Such modifications are also possible for four-pixel addition. </paragraph>
<paragraph id="P-0207" lvl="0"><number>&lsqb;0207&rsqb;</number> If charges of two pixels are added in HCCD&apos;s as shown in <cross-reference target="DRAWINGS">FIGS. 8F and 8I</cross-reference>, the signal units can be generated without pixel addition in the output circuit. Desired two-pixel addition is possible without generating a white signal. </paragraph>
<paragraph id="P-0208" lvl="0"><number>&lsqb;0208&rsqb;</number> In a CCD type solid image pick-up device used as an area image sensor, a light shielding film is used for avoiding unnecessary photoelectric conversion in the area other than the pixel areas. If necessary, a micro lens is formed above each color filter. </paragraph>
<paragraph id="P-0209" lvl="0"><number>&lsqb;0209&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a cross sectional view showing one pixel and its nearby area of the solid state image pick-up device <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, components common to those shown in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> are represented by similar reference numerals and symbols, and the description thereof is omitted. </paragraph>
<paragraph id="P-0210" lvl="0"><number>&lsqb;0210&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 13, a</cross-reference> pixel <highlight><bold>10</bold></highlight> is a buried type photodiode formed by an n-type impurity diffusion region <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>in a predetermined area of a p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>and a p<highlight><superscript>&plus;</superscript></highlight>-type impurity diffusion region <highlight><bold>10</bold></highlight><highlight><italic>b </italic></highlight>formed on the n-type impurity diffusion region <highlight><bold>10</bold></highlight><highlight><italic>a</italic></highlight>. The n-type impurity diffusion region <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>functions as a charge accumulation region. </paragraph>
<paragraph id="P-0211" lvl="0"><number>&lsqb;0211&rsqb;</number> The p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>extends along the right side of each pixel (n-type impurity diffusion region <highlight><bold>10</bold></highlight><highlight><italic>a</italic></highlight>) as viewed in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. This extended p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>is used as a channel region <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>of the read gate <highlight><bold>30</bold></highlight>. The channel region <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>is disposed between the vertical charge transfer channel <highlight><bold>21</bold></highlight> and corresponding pixel <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0212" lvl="0"><number>&lsqb;0212&rsqb;</number> The electrically insulating film <highlight><bold>3</bold></highlight> may be a single layer silicon oxide film, a lamination film of a silicon oxide film and a silicon nitride film, or the like. </paragraph>
<paragraph id="P-0213" lvl="0"><number>&lsqb;0213&rsqb;</number> On the surface of the first polysilicon vertical transfer electrode <highlight><bold>23</bold></highlight>, the electrically insulating film IF such as a thermally oxidized film is formed. Although not shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, the electrically insulating film is also formed on the surfaces of the second polysilicon vertical transfer electrode <highlight><bold>24</bold></highlight> and auxiliary transfer electrodes. </paragraph>
<paragraph id="P-0214" lvl="0"><number>&lsqb;0214&rsqb;</number> A channel stop region CS surrounds as viewed in plan the outer peripheries of each pixel <highlight><bold>10</bold></highlight>, each vertical charge transfer channel <highlight><bold>21</bold></highlight> and horizontal charge transfer channel <highlight><bold>41</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>), excepting the area where the channel region <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>is formed. For example, the channel stop region CS is made of a p<highlight><superscript>&plus;</superscript></highlight>-type impurity diffusion region formed in a predetermined area of the p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0215" lvl="0"><number>&lsqb;0215&rsqb;</number> Each impurity diffusion region can be formed, for example, by ion implantation followed by annealing. The p-type impurity diffusion region <highlight><bold>1</bold></highlight><highlight><italic>b </italic></highlight>can be formed, for example, by epitaxial growth. </paragraph>
<paragraph id="P-0216" lvl="0"><number>&lsqb;0216&rsqb;</number> A light shielding film <highlight><bold>60</bold></highlight> is formed covering VCCD&apos;s <highlight><bold>20</bold></highlight>, HCCD&apos;s <highlight><bold>40</bold></highlight> and output circuit <highlight><bold>50</bold></highlight> (refer to <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference>). The light shielding film <highlight><bold>60</bold></highlight> has an opening <highlight><bold>60</bold></highlight><highlight><italic>a </italic></highlight>above each pixel <highlight><bold>10</bold></highlight>. The surface area of each pixel <highlight><bold>10</bold></highlight> as viewed in plan through the opening <highlight><bold>60</bold></highlight><highlight><italic>a </italic></highlight>is a light incidence plane of the pixel <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0217" lvl="0"><number>&lsqb;0217&rsqb;</number> The light shielding film <highlight><bold>60</bold></highlight> is made of, for example, metal material such as aluminum, chromium, tungsten, titanium and molybdenum, or alloy material of two or more of these metal materials. For example, the light shielding film <highlight><bold>60</bold></highlight> is made of a W single layer. </paragraph>
<paragraph id="P-0218" lvl="0"><number>&lsqb;0218&rsqb;</number> A passivation film <highlight><bold>65</bold></highlight> covers the light shielding film <highlight><bold>60</bold></highlight> and the electrically insulating film <highlight><bold>3</bold></highlight> exposed in the opening <highlight><bold>60</bold></highlight><highlight><italic>a </italic></highlight>to protect the underlying layers. For example, the passivation film <highlight><bold>65</bold></highlight> is made of silicon nitride, silicon oxide or the like. </paragraph>
<paragraph id="P-0219" lvl="0"><number>&lsqb;0219&rsqb;</number> A first planarizing film <highlight><bold>70</bold></highlight> covers the passivation film <highlight><bold>65</bold></highlight>. The first planarizing film <highlight><bold>70</bold></highlight> can be used also as a focus adjusting layer for a micro lens <highlight><bold>85</bold></highlight> to be later described. If necessary, an inner lens is formed in the first planarizing film <highlight><bold>70</bold></highlight>. </paragraph>
<paragraph id="P-0220" lvl="0"><number>&lsqb;0220&rsqb;</number> The first planarizing film <highlight><bold>70</bold></highlight> is formed, for example, by spin-coating transparent resin such as photoresist to a desired thickness. </paragraph>
<paragraph id="P-0221" lvl="0"><number>&lsqb;0221&rsqb;</number> A color filer <highlight><bold>75</bold></highlight> is formed on the first planarizing film <highlight><bold>70</bold></highlight> above each pixel <highlight><bold>10</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, one green filter <highlight><bold>75</bold></highlight>G and two magenta filters <highlight><bold>75</bold></highlight>M are shown. </paragraph>
<paragraph id="P-0222" lvl="0"><number>&lsqb;0222&rsqb;</number> A color filter can be formed, for example, by forming a resin (color resin) layer containing desired pigment or dye in a predetermined area by photolithography or the like. </paragraph>
<paragraph id="P-0223" lvl="0"><number>&lsqb;0223&rsqb;</number> A second planarizing film <highlight><bold>80</bold></highlight> is formed on the color filters and provides a planarized surface on which micro lenses <highlight><bold>85</bold></highlight> are formed. The second planarizing film <highlight><bold>80</bold></highlight> is formed, for example, by spin-coating transparent resin such as photoresist to a desired thickness. </paragraph>
<paragraph id="P-0224" lvl="0"><number>&lsqb;0224&rsqb;</number> Micro lenses <highlight><bold>85</bold></highlight> are formed on the second planarizing film <highlight><bold>82</bold></highlight>. The micro lens <highlight><bold>85</bold></highlight> is formed above each pixel <highlight><bold>10</bold></highlight>. For example, the micro lens <highlight><bold>85</bold></highlight> is formed in the following manner. A transparent resin such as photoresist having a refractive index of about 1.3 to 2.0 is formed in each predetermined block by photolithography or the like. The transparent resin layer in each block is melted by a heat treatment to round corners by the surface tension and change the shape to a shape with a minimum free energy. Thereafter, the resin layer is cooled to obtain a micro lens. A micro lens <highlight><bold>85</bold></highlight> is formed in each block. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What we claim are: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An image pick-up apparatus comprising: 
<claim-text>a number of pixels disposed in a honeycomb configuration, and a signal unit generator for reading and detecting charges accumulated in each pixel and generating a signal to be unit used for generating an image signal, wherein: 
<claim-text>the configuration of the number of pixels includes an alternate repetitive configuration of a pixel row having green and magenta pixels alternately and repetitively disposed and a pixel row having cyan and yellow pixels alternately and repetitively disposed; and </claim-text>
<claim-text>said signal unit generator can selectively perform either (i) an individual pixel read operation of individually detecting charges accumulated in each pixel and generating a signal unit or (ii) a pixel addition read operation of detecting charges which are an addition of charges accumulated in the green pixel and charges accumulated in the cyan or yellow pixel and generating a signal unit, and also detecting charges which are an addition of charges accumulated in the magenta pixel and charges accumulated in the yellow or cyan pixel and generating a signal unit. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said signal unit generator can detect charges accumulated in two pixels through two-pixel addition and generate the signal unit by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said signal unit generator comprises (i) vertical charge transfer devices disposed in correspondence with each pixel column for reading charges accumulated in corresponding pixels and transferring the charges along a predetermined direction, (ii) horizontal charge transfer devices for receiving charges output from the vertical charge transfer devices and sequentially transferring the charges, and (iii) an output circuit for receiving the charges from the horizontal charge transfer device and generating the signal unit. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said output circuit of said signal unit generator can add charges accumulated in two pixels by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said signal unit generator can add charges accumulated in two pixels in said horizontal charge transfer devices by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, further comprising: 
<claim-text>a first color separator capable of performing a color separation operation in accordance with the signal unit generated by said signal unit generator by the individual pixel read operation; </claim-text>
<claim-text>a second color separator capable of performing a color separation operation in accordance with the signal unit generated by said signal unit generator by the pixel addition read operation; and </claim-text>
<claim-text>a signal processor capable of generating an image signal in accordance with an output signal from said first or second color separator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, further comprising: 
<claim-text>a synthesizer capable of synthesizing an output signal from said first color separator and an output signal from said second color separator and generating signals necessary for generating image signals of one frame, wherein 
<claim-text>said signal processor can generate an image signal in accordance with an output signal from any one of said first color separator, said second color separator and said synthesizer. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said signal unit generator can detect charges accumulated in four pixels through four-pixel addition and generate the signal unit by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein said signal unit generator comprises (i) vertical charge transfer devices disposed in correspondence with each pixel column for reading charges accumulated in corresponding pixels and transferring the charges along a predetermined direction, (ii) horizontal charge transfer devices for receiving charges output from the vertical charge transfer devices and sequentially transferring the charges, and (iii) an output circuit for receiving the charges from the horizontal charge transfer device and generating the signal unit. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said output circuit of said signal unit generator can add charges accumulated in two pixels by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein said signal unit generator can add two sets of charges supplied from said horizontal charge transfer device during the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, further comprising: 
<claim-text>a first color separator capable of performing a color separation operation in accordance with the signal unit generated by said signal unit generator by the individual pixel read operation; </claim-text>
<claim-text>a second color separator capable of performing a color separation operation in accordance with the signal unit generated by said signal unit generator by the pixel addition read operation; and </claim-text>
<claim-text>a signal processor capable of generating an image signal in accordance with an output signal from said first or second color separator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. An image pick-up apparatus according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, further comprising: 
<claim-text>a synthesizer capable of synthesizing an output signal from said first color separator and an output signal from said second color separator and generating signals necessary for generating image signals of one frame, wherein 
<claim-text>said signal processor can generate an image signal in accordance with an output signal from any one of said first color separator, said second color separator and said synthesizer. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A driving method for an image pick-up apparatus having a number of pixels disposed in a honeycomb configuration, and a signal unit generator for reading and detecting charges accumulated in each pixel and generating a signal unit to be used for generating an image signal, wherein the configuration of the number of pixels includes an alternate repetitive configuration of a pixel row having green and magenta pixels alternately and repetitively disposed and a pixel row having cyan and yellow pixels alternately and repetitively disposed, the method comprising: 
<claim-text>a step of applying light to each pixel to accumulate charges in the pixel; and </claim-text>
<claim-text>a step of making the signal unit generator generate the signal unit by making the signal unit generator perform either (i) an individual pixel read operation of individually detecting charges accumulated in each pixel and generating a signal unit or (ii) a pixel addition read operation of detecting charges which are an addition of charges accumulated in the green pixel and charges accumulated in the cyan or yellow pixel and generating a signal unit, and also detecting charges which are an addition of charges accumulated in the magenta pixel and charges accumulated in the yellow or cyan pixel and generating a signal unit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein the signal unit generator can detect charges accumulated in two pixels through two-pixel addition and generate the signal unit by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the output circuit of the signal unit generator can add charges accumulated in two pixels by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the signal unit generator can add charges accumulated in two pixels in said horizontal charge transfer devices by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the image pick-up apparatus further comprises: 
<claim-text>a first color separator capable of performing a color separation operation in accordance with the signal unit generated by the signal unit generator by the individual pixel read operation; </claim-text>
<claim-text>a second color separator capable of performing a color separation operation in accordance with the signal unit generated by the signal unit generator by the pixel addition read operation; and </claim-text>
<claim-text>a signal processor capable of generating an image signal in accordance with an output signal from the first or second color separator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the image pick-up apparatus further comprises: 
<claim-text>a synthesizer capable of synthesizing an output signal from the first color separator and an output signal from the second color separator and generating signals necessary for generating image signals of one frame, wherein 
<claim-text>the signal processor can generate an image signal in accordance with an output signal from any one of the first color separator, second color separator and synthesizer. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein the signal unit generator can detect charges accumulated in four pixels through four-pixel addition and generate the signal unit by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, wherein the output circuit of the signal unit generator can add charges accumulated in two pixels by the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, wherein the signal unit generator can add two sets of charges supplied from the horizontal charge transfer device during the pixel addition read operation. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, wherein the image pick-up apparatus further comprises: 
<claim-text>a first color separator capable of performing a color separation operation in accordance with the signal unit generated by the signal unit generator by the individual pixel read operation; </claim-text>
<claim-text>a second color separator capable of performing a color separation operation in accordance with the signal unit generated by the signal unit generator by the pixel addition read operation; and </claim-text>
<claim-text>a signal processor capable of generating an image signal in accordance with an output signal from the first or second color separator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, wherein the image pick-up apparatus further comprises: 
<claim-text>a synthesizer capable of synthesizing an output signal from the first color separator and an output signal from the second color separator and generating signals necessary for generating image signals of one frame, wherein 
<claim-text>the signal processor can generate an image signal in accordance with an output signal from any one of the first color separator, second color separator and synthesizer. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, further comprising a step of generating an image signal in accordance with the signal unit. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. A driving method according to <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference>, wherein: 
<claim-text>in said step of generating the signal unit, the pixel addition read operation and the individual pixel read operation are performed in succession; and </claim-text>
<claim-text>in said step of generating the image signal, the image signal is generated in accordance with the signal unit generated by the pixel addition read operation and the signal unit generated by the individual pixel read operation.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>6</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002094A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002094A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002094A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002094A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002094A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002094A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002094A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002094A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002094A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030002094A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030002094A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030002094A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030002094A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030002094A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030002094A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030002094A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030002094A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030002094A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030002094A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030002094A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030002094A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
