#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  1 15:15:13 2023
# Process ID: 2921115
# Current directory: /home/jianq/Documents/FYP/Lab_sessions/demo1
# Command line: vivado -mode tcl -source project1.tcl
# Log file: /home/jianq/Documents/FYP/Lab_sessions/demo1/vivado.log
# Journal file: /home/jianq/Documents/FYP/Lab_sessions/demo1/vivado.jou
#-----------------------------------------------------------
source project1.tcl
# set outputDir ./Lab1_Output
# file mkdir $outputDir
# set_part "xc7a35tcpg236-1"
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_param general.maxThreads 2
# read_verilog  [ glob ./Lab1_Assignment1.srcs/sources_1/new/*.v ]
# read_xdc ./Lab1_Assignment1.srcs/constrs_1/new/contraints.xdc
# synth_design -top assignment1   
Command: synth_design -top assignment1
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2922139 
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:25]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:26]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:26]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:27]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:28]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:29]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:30]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:31]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:32]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:33]
ERROR: [Synth 8-2531] port sw is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:35]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:36]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:37]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:38]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:39]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:40]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:41]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:42]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:43]
ERROR: [Synth 8-2531] port led is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:45]
ERROR: [Synth 8-2531] port seg is already defined [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v:46]
Failed to read verilog '/home/jianq/Documents/FYP/Lab_sessions/demo1/Lab1_Assignment1.srcs/sources_1/new/assignment1.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 20 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 15:20:27 2023...
