Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 12 15:50:53 2024
| Host         : LAPTOP-09VEF5P5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   181 |
|    Minimum number of control sets                        |   181 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   418 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   181 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |   113 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             412 |           91 |
| No           | No                    | Yes                    |             141 |           44 |
| No           | Yes                   | No                     |            2325 |          702 |
| Yes          | No                    | No                     |             708 |          199 |
| Yes          | No                    | Yes                    |             106 |           25 |
| Yes          | Yes                   | No                     |            1890 |          795 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                     |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | sys_resetn                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                2 |              4 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[100]_0[0]                                                                                                                                                                        | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                2 |              4 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/DataOut_reg[3]_14[0]                                                                                                                                                                       | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                      |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst[1][0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_3[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/ID_EX/start_cnt_reg[0]                                                                                                                                                                            | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                3 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                3 |              6 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                5 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                5 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_uart_valid                                                                                                                                                                                                                  | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                2 |              8 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/cpu_resetn_reg_0                                                                                                                                                                              | u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/cpu_resetn_reg_3                                                                                                                                                      |                6 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/cpu_resetn_reg                                                                                                                                                                             | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/cpu_resetn_reg_6                                                                                                                                                   |                7 |             15 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                3 |             16 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/cpu_resetn_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                     |               10 |             18 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_1[0]                                                                                                                                                    | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |                9 |             19 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |               10 |             19 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step0_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step1_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                             |               10 |             21 |
|  pll.clk_pll/inst/sys_clk | u_confreg/busy01_out                                                                                                                                                                                                                        | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                6 |             21 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_640_703_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_704_767_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_tag_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                     |                7 |             28 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                7 |             31 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                7 |             31 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/div/SR[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                     |               12 |             31 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[96]_0                                                                                                                                                                            | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |                9 |             31 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cpu_axi_interface/do_req_reg_2[0]                                                                                                                                                                                                     | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                9 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr2                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                8 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr4                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                7 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_num                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/div/SR[63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                     |               14 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr7                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[266]_3[0]                                                                                                                                                                        | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               20 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr1                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               13 |             32 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/DataOut_reg[98]_0[0]                                                                                                                                                                         | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |                9 |             32 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/E[0]                                                                                                                                                                                         | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               10 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr6                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                7 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr0                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                8 |             32 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/cpu_resetn_reg_5                                                                                                                                                                           | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/cpu_resetn_reg_4                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_io_simu                                                                                                                                                                                                                     | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                5 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr3                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               16 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                     |                7 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_wdata_r_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               12 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr5                                                                                                                                                                                                                         | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               10 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               12 |             33 |
| ~pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               13 |             34 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg1                                                                                                                                                                                                                     | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               11 |             34 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg0                                                                                                                                                                                                                     | u_confreg/sys_resetn_reg                                                                                                                                                                                            |                7 |             34 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/E[0]                                                                                                                                                                                                                    | u_cpu/cache/i_cache/do_req_reg_0                                                                                                                                                                                    |                9 |             34 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/ID_EX/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                     |               10 |             35 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                6 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                7 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |               12 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                8 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                     |                9 |             37 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_5                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg                                                                                                                                                                               |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_6                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_4                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/index_save_reg[8]_1                                                                                                                                                                          |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/index_save_reg[8]_0                                                                                                                                                                          |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/cpu_resetn_reg_3                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/d_cache/cache_block_reg_0_63_0_2_i_4_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |               11 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               10 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                7 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                9 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                6 |             48 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/EX_MEM/DataOut_reg[8]_2[0]                                                                                                                                                                        | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               38 |             64 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               26 |             69 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_768_831_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_832_895_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_384_447_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_64_127_0_2_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_576_639_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_640_703_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_448_511_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_512_575_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_256_319_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_192_255_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_320_383_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_0_63_0_2_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_128_191_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_896_959_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_704_767_0_2_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/cache/i_cache/cache_tag_reg_960_1023_0_2_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                     |               18 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/EX_MEM/ram_data_req                                                                                                                                                                                 | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               47 |             77 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/sys_resetn_reg                                                                                                                                                                                            |               32 |             85 |
| ~pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/controller/MEM_WB/RegWriteW                                                                                                                                                                                  |                                                                                                                                                                                                                     |               12 |             96 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/i_sram_to_sram_like/cpu_inst_req                                                                                                                                                                                       | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               65 |             99 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               29 |            129 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_resetn_reg_1                                                                                                                                                                                | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               80 |            198 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/IF_ID/cpu_resetn_reg_2                                                                                                                                                                              | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |               90 |            213 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/sram_like_mips/sram_mips/datapath/div/cpu_resetn_reg                                                                                                                                                                                  | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |              159 |            280 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               62 |            283 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/cache/i_cache/cpu_resetn_reg                                                                                                                                                                                  |              606 |           2065 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


