#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ed17e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ed1970 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ec42d0 .functor NOT 1, L_0x1f1fed0, C4<0>, C4<0>, C4<0>;
L_0x1f1fcb0 .functor XOR 2, L_0x1f1fb50, L_0x1f1fc10, C4<00>, C4<00>;
L_0x1f1fdc0 .functor XOR 2, L_0x1f1fcb0, L_0x1f1fd20, C4<00>, C4<00>;
v0x1f1b3d0_0 .net *"_ivl_10", 1 0, L_0x1f1fd20;  1 drivers
v0x1f1b4d0_0 .net *"_ivl_12", 1 0, L_0x1f1fdc0;  1 drivers
v0x1f1b5b0_0 .net *"_ivl_2", 1 0, L_0x1f1e790;  1 drivers
v0x1f1b670_0 .net *"_ivl_4", 1 0, L_0x1f1fb50;  1 drivers
v0x1f1b750_0 .net *"_ivl_6", 1 0, L_0x1f1fc10;  1 drivers
v0x1f1b880_0 .net *"_ivl_8", 1 0, L_0x1f1fcb0;  1 drivers
v0x1f1b960_0 .net "a", 0 0, v0x1f18420_0;  1 drivers
v0x1f1ba00_0 .net "b", 0 0, v0x1f184c0_0;  1 drivers
v0x1f1baa0_0 .net "c", 0 0, v0x1f18560_0;  1 drivers
v0x1f1bb40_0 .var "clk", 0 0;
v0x1f1bbe0_0 .net "d", 0 0, v0x1f186a0_0;  1 drivers
v0x1f1bc80_0 .net "out_pos_dut", 0 0, L_0x1f1f8c0;  1 drivers
v0x1f1bd20_0 .net "out_pos_ref", 0 0, L_0x1f1d250;  1 drivers
v0x1f1bdc0_0 .net "out_sop_dut", 0 0, L_0x1f1e0a0;  1 drivers
v0x1f1be60_0 .net "out_sop_ref", 0 0, L_0x1ef2bd0;  1 drivers
v0x1f1bf00_0 .var/2u "stats1", 223 0;
v0x1f1bfa0_0 .var/2u "strobe", 0 0;
v0x1f1c040_0 .net "tb_match", 0 0, L_0x1f1fed0;  1 drivers
v0x1f1c110_0 .net "tb_mismatch", 0 0, L_0x1ec42d0;  1 drivers
v0x1f1c1b0_0 .net "wavedrom_enable", 0 0, v0x1f18970_0;  1 drivers
v0x1f1c280_0 .net "wavedrom_title", 511 0, v0x1f18a10_0;  1 drivers
L_0x1f1e790 .concat [ 1 1 0 0], L_0x1f1d250, L_0x1ef2bd0;
L_0x1f1fb50 .concat [ 1 1 0 0], L_0x1f1d250, L_0x1ef2bd0;
L_0x1f1fc10 .concat [ 1 1 0 0], L_0x1f1f8c0, L_0x1f1e0a0;
L_0x1f1fd20 .concat [ 1 1 0 0], L_0x1f1d250, L_0x1ef2bd0;
L_0x1f1fed0 .cmp/eeq 2, L_0x1f1e790, L_0x1f1fdc0;
S_0x1ed1b00 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ed1970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ec46b0 .functor AND 1, v0x1f18560_0, v0x1f186a0_0, C4<1>, C4<1>;
L_0x1ec4a90 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1ec4e70 .functor NOT 1, v0x1f184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ec50f0 .functor AND 1, L_0x1ec4a90, L_0x1ec4e70, C4<1>, C4<1>;
L_0x1edc480 .functor AND 1, L_0x1ec50f0, v0x1f18560_0, C4<1>, C4<1>;
L_0x1ef2bd0 .functor OR 1, L_0x1ec46b0, L_0x1edc480, C4<0>, C4<0>;
L_0x1f1c6d0 .functor NOT 1, v0x1f184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1c740 .functor OR 1, L_0x1f1c6d0, v0x1f186a0_0, C4<0>, C4<0>;
L_0x1f1c850 .functor AND 1, v0x1f18560_0, L_0x1f1c740, C4<1>, C4<1>;
L_0x1f1c910 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1f1c9e0 .functor OR 1, L_0x1f1c910, v0x1f184c0_0, C4<0>, C4<0>;
L_0x1f1ca50 .functor AND 1, L_0x1f1c850, L_0x1f1c9e0, C4<1>, C4<1>;
L_0x1f1cbd0 .functor NOT 1, v0x1f184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1cc40 .functor OR 1, L_0x1f1cbd0, v0x1f186a0_0, C4<0>, C4<0>;
L_0x1f1cb60 .functor AND 1, v0x1f18560_0, L_0x1f1cc40, C4<1>, C4<1>;
L_0x1f1cdd0 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1f1ced0 .functor OR 1, L_0x1f1cdd0, v0x1f186a0_0, C4<0>, C4<0>;
L_0x1f1cf90 .functor AND 1, L_0x1f1cb60, L_0x1f1ced0, C4<1>, C4<1>;
L_0x1f1d140 .functor XNOR 1, L_0x1f1ca50, L_0x1f1cf90, C4<0>, C4<0>;
v0x1ec3c00_0 .net *"_ivl_0", 0 0, L_0x1ec46b0;  1 drivers
v0x1ec4000_0 .net *"_ivl_12", 0 0, L_0x1f1c6d0;  1 drivers
v0x1ec43e0_0 .net *"_ivl_14", 0 0, L_0x1f1c740;  1 drivers
v0x1ec47c0_0 .net *"_ivl_16", 0 0, L_0x1f1c850;  1 drivers
v0x1ec4ba0_0 .net *"_ivl_18", 0 0, L_0x1f1c910;  1 drivers
v0x1ec4f80_0 .net *"_ivl_2", 0 0, L_0x1ec4a90;  1 drivers
v0x1ec5200_0 .net *"_ivl_20", 0 0, L_0x1f1c9e0;  1 drivers
v0x1f16990_0 .net *"_ivl_24", 0 0, L_0x1f1cbd0;  1 drivers
v0x1f16a70_0 .net *"_ivl_26", 0 0, L_0x1f1cc40;  1 drivers
v0x1f16b50_0 .net *"_ivl_28", 0 0, L_0x1f1cb60;  1 drivers
v0x1f16c30_0 .net *"_ivl_30", 0 0, L_0x1f1cdd0;  1 drivers
v0x1f16d10_0 .net *"_ivl_32", 0 0, L_0x1f1ced0;  1 drivers
v0x1f16df0_0 .net *"_ivl_36", 0 0, L_0x1f1d140;  1 drivers
L_0x7fa75a8f8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f16eb0_0 .net *"_ivl_38", 0 0, L_0x7fa75a8f8018;  1 drivers
v0x1f16f90_0 .net *"_ivl_4", 0 0, L_0x1ec4e70;  1 drivers
v0x1f17070_0 .net *"_ivl_6", 0 0, L_0x1ec50f0;  1 drivers
v0x1f17150_0 .net *"_ivl_8", 0 0, L_0x1edc480;  1 drivers
v0x1f17230_0 .net "a", 0 0, v0x1f18420_0;  alias, 1 drivers
v0x1f172f0_0 .net "b", 0 0, v0x1f184c0_0;  alias, 1 drivers
v0x1f173b0_0 .net "c", 0 0, v0x1f18560_0;  alias, 1 drivers
v0x1f17470_0 .net "d", 0 0, v0x1f186a0_0;  alias, 1 drivers
v0x1f17530_0 .net "out_pos", 0 0, L_0x1f1d250;  alias, 1 drivers
v0x1f175f0_0 .net "out_sop", 0 0, L_0x1ef2bd0;  alias, 1 drivers
v0x1f176b0_0 .net "pos0", 0 0, L_0x1f1ca50;  1 drivers
v0x1f17770_0 .net "pos1", 0 0, L_0x1f1cf90;  1 drivers
L_0x1f1d250 .functor MUXZ 1, L_0x7fa75a8f8018, L_0x1f1ca50, L_0x1f1d140, C4<>;
S_0x1f178f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ed1970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f18420_0 .var "a", 0 0;
v0x1f184c0_0 .var "b", 0 0;
v0x1f18560_0 .var "c", 0 0;
v0x1f18600_0 .net "clk", 0 0, v0x1f1bb40_0;  1 drivers
v0x1f186a0_0 .var "d", 0 0;
v0x1f18790_0 .var/2u "fail", 0 0;
v0x1f18830_0 .var/2u "fail1", 0 0;
v0x1f188d0_0 .net "tb_match", 0 0, L_0x1f1fed0;  alias, 1 drivers
v0x1f18970_0 .var "wavedrom_enable", 0 0;
v0x1f18a10_0 .var "wavedrom_title", 511 0;
E_0x1ed0150/0 .event negedge, v0x1f18600_0;
E_0x1ed0150/1 .event posedge, v0x1f18600_0;
E_0x1ed0150 .event/or E_0x1ed0150/0, E_0x1ed0150/1;
S_0x1f17c20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f178f0;
 .timescale -12 -12;
v0x1f17e60_0 .var/2s "i", 31 0;
E_0x1ecfff0 .event posedge, v0x1f18600_0;
S_0x1f17f60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f178f0;
 .timescale -12 -12;
v0x1f18160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f18240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f178f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f18bf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ed1970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f1d400 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1f1d490 .functor NOT 1, v0x1f184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1d630 .functor AND 1, L_0x1f1d400, L_0x1f1d490, C4<1>, C4<1>;
L_0x1f1d740 .functor AND 1, L_0x1f1d630, v0x1f18560_0, C4<1>, C4<1>;
L_0x1f1d940 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1f1dac0 .functor AND 1, L_0x1f1d940, v0x1f184c0_0, C4<1>, C4<1>;
L_0x1f1dbc0 .functor NOT 1, v0x1f18560_0, C4<0>, C4<0>, C4<0>;
L_0x1f1dc30 .functor AND 1, L_0x1f1dac0, L_0x1f1dbc0, C4<1>, C4<1>;
L_0x1f1dd90 .functor OR 1, L_0x1f1d740, L_0x1f1dc30, C4<0>, C4<0>;
L_0x1f1dea0 .functor AND 1, v0x1f18420_0, v0x1f184c0_0, C4<1>, C4<1>;
L_0x1f1df70 .functor NOT 1, v0x1f18560_0, C4<0>, C4<0>, C4<0>;
L_0x1f1dfe0 .functor AND 1, L_0x1f1dea0, L_0x1f1df70, C4<1>, C4<1>;
L_0x1f1e110 .functor OR 1, L_0x1f1dd90, L_0x1f1dfe0, C4<0>, C4<0>;
L_0x1f1e220 .functor AND 1, v0x1f18560_0, v0x1f186a0_0, C4<1>, C4<1>;
L_0x1f1e0a0 .functor OR 1, L_0x1f1e110, L_0x1f1e220, C4<0>, C4<0>;
L_0x1f1e510 .functor OR 1, v0x1f18420_0, v0x1f184c0_0, C4<0>, C4<0>;
L_0x1f1e610 .functor NOT 1, v0x1f18560_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e680 .functor OR 1, L_0x1f1e510, L_0x1f1e610, C4<0>, C4<0>;
L_0x1f1e830 .functor OR 1, v0x1f18420_0, v0x1f184c0_0, C4<0>, C4<0>;
L_0x1f1e8a0 .functor OR 1, L_0x1f1e830, v0x1f18560_0, C4<0>, C4<0>;
L_0x1f1ea10 .functor AND 1, L_0x1f1e680, L_0x1f1e8a0, C4<1>, C4<1>;
L_0x1f1eb20 .functor NOT 1, v0x1f184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1ec50 .functor OR 1, v0x1f18420_0, L_0x1f1eb20, C4<0>, C4<0>;
L_0x1f1ed10 .functor OR 1, L_0x1f1ec50, v0x1f18560_0, C4<0>, C4<0>;
L_0x1f1eea0 .functor AND 1, L_0x1f1ea10, L_0x1f1ed10, C4<1>, C4<1>;
L_0x1f1efb0 .functor NOT 1, v0x1f18420_0, C4<0>, C4<0>, C4<0>;
L_0x1f1f100 .functor OR 1, L_0x1f1efb0, v0x1f184c0_0, C4<0>, C4<0>;
L_0x1f1f1c0 .functor OR 1, L_0x1f1f100, v0x1f18560_0, C4<0>, C4<0>;
L_0x1f1f370 .functor AND 1, L_0x1f1eea0, L_0x1f1f1c0, C4<1>, C4<1>;
L_0x1f1f480 .functor NOT 1, v0x1f18560_0, C4<0>, C4<0>, C4<0>;
L_0x1f1f800 .functor OR 1, L_0x1f1f480, v0x1f186a0_0, C4<0>, C4<0>;
L_0x1f1f8c0 .functor AND 1, L_0x1f1f370, L_0x1f1f800, C4<1>, C4<1>;
v0x1f18db0_0 .net *"_ivl_0", 0 0, L_0x1f1d400;  1 drivers
v0x1f18e90_0 .net *"_ivl_10", 0 0, L_0x1f1dac0;  1 drivers
v0x1f18f70_0 .net *"_ivl_12", 0 0, L_0x1f1dbc0;  1 drivers
v0x1f19060_0 .net *"_ivl_14", 0 0, L_0x1f1dc30;  1 drivers
v0x1f19140_0 .net *"_ivl_16", 0 0, L_0x1f1dd90;  1 drivers
v0x1f19270_0 .net *"_ivl_18", 0 0, L_0x1f1dea0;  1 drivers
v0x1f19350_0 .net *"_ivl_2", 0 0, L_0x1f1d490;  1 drivers
v0x1f19430_0 .net *"_ivl_20", 0 0, L_0x1f1df70;  1 drivers
v0x1f19510_0 .net *"_ivl_22", 0 0, L_0x1f1dfe0;  1 drivers
v0x1f19680_0 .net *"_ivl_24", 0 0, L_0x1f1e110;  1 drivers
v0x1f19760_0 .net *"_ivl_26", 0 0, L_0x1f1e220;  1 drivers
v0x1f19840_0 .net *"_ivl_30", 0 0, L_0x1f1e510;  1 drivers
v0x1f19920_0 .net *"_ivl_32", 0 0, L_0x1f1e610;  1 drivers
v0x1f19a00_0 .net *"_ivl_34", 0 0, L_0x1f1e680;  1 drivers
v0x1f19ae0_0 .net *"_ivl_36", 0 0, L_0x1f1e830;  1 drivers
v0x1f19bc0_0 .net *"_ivl_38", 0 0, L_0x1f1e8a0;  1 drivers
v0x1f19ca0_0 .net *"_ivl_4", 0 0, L_0x1f1d630;  1 drivers
v0x1f19e90_0 .net *"_ivl_40", 0 0, L_0x1f1ea10;  1 drivers
v0x1f19f70_0 .net *"_ivl_42", 0 0, L_0x1f1eb20;  1 drivers
v0x1f1a050_0 .net *"_ivl_44", 0 0, L_0x1f1ec50;  1 drivers
v0x1f1a130_0 .net *"_ivl_46", 0 0, L_0x1f1ed10;  1 drivers
v0x1f1a210_0 .net *"_ivl_48", 0 0, L_0x1f1eea0;  1 drivers
v0x1f1a2f0_0 .net *"_ivl_50", 0 0, L_0x1f1efb0;  1 drivers
v0x1f1a3d0_0 .net *"_ivl_52", 0 0, L_0x1f1f100;  1 drivers
v0x1f1a4b0_0 .net *"_ivl_54", 0 0, L_0x1f1f1c0;  1 drivers
v0x1f1a590_0 .net *"_ivl_56", 0 0, L_0x1f1f370;  1 drivers
v0x1f1a670_0 .net *"_ivl_58", 0 0, L_0x1f1f480;  1 drivers
v0x1f1a750_0 .net *"_ivl_6", 0 0, L_0x1f1d740;  1 drivers
v0x1f1a830_0 .net *"_ivl_60", 0 0, L_0x1f1f800;  1 drivers
v0x1f1a910_0 .net *"_ivl_8", 0 0, L_0x1f1d940;  1 drivers
v0x1f1a9f0_0 .net "a", 0 0, v0x1f18420_0;  alias, 1 drivers
v0x1f1aa90_0 .net "b", 0 0, v0x1f184c0_0;  alias, 1 drivers
v0x1f1ab80_0 .net "c", 0 0, v0x1f18560_0;  alias, 1 drivers
v0x1f1ae80_0 .net "d", 0 0, v0x1f186a0_0;  alias, 1 drivers
v0x1f1af70_0 .net "out_pos", 0 0, L_0x1f1f8c0;  alias, 1 drivers
v0x1f1b030_0 .net "out_sop", 0 0, L_0x1f1e0a0;  alias, 1 drivers
S_0x1f1b1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ed1970;
 .timescale -12 -12;
E_0x1eb99f0 .event anyedge, v0x1f1bfa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f1bfa0_0;
    %nor/r;
    %assign/vec4 v0x1f1bfa0_0, 0;
    %wait E_0x1eb99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f178f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18830_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f178f0;
T_4 ;
    %wait E_0x1ed0150;
    %load/vec4 v0x1f188d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f18790_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f178f0;
T_5 ;
    %wait E_0x1ecfff0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %wait E_0x1ecfff0;
    %load/vec4 v0x1f18790_0;
    %store/vec4 v0x1f18830_0, 0, 1;
    %fork t_1, S_0x1f17c20;
    %jmp t_0;
    .scope S_0x1f17c20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f17e60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f17e60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ecfff0;
    %load/vec4 v0x1f17e60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f17e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f17e60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f178f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed0150;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f186a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f18560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f184c0_0, 0;
    %assign/vec4 v0x1f18420_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f18790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f18830_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ed1970;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1bb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1bfa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ed1970;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f1bb40_0;
    %inv;
    %store/vec4 v0x1f1bb40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ed1970;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f18600_0, v0x1f1c110_0, v0x1f1b960_0, v0x1f1ba00_0, v0x1f1baa0_0, v0x1f1bbe0_0, v0x1f1be60_0, v0x1f1bdc0_0, v0x1f1bd20_0, v0x1f1bc80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ed1970;
T_9 ;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ed1970;
T_10 ;
    %wait E_0x1ed0150;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1bf00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
    %load/vec4 v0x1f1c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1bf00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f1be60_0;
    %load/vec4 v0x1f1be60_0;
    %load/vec4 v0x1f1bdc0_0;
    %xor;
    %load/vec4 v0x1f1be60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f1bd20_0;
    %load/vec4 v0x1f1bd20_0;
    %load/vec4 v0x1f1bc80_0;
    %xor;
    %load/vec4 v0x1f1bd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f1bf00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bf00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2013_q2/iter1/response0/top_module.sv";
