

================================================================
== Vivado HLS Report for 'Return_Plate'
================================================================
* Date:           Tue Aug 18 20:50:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 7.268 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   921602|   921602| 10.230 ms | 10.230 ms |  921602|  921602|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   921600|   921600|         2|          1|          1|  921600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        -|      -|     177|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     177|    396|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln64_1_fu_333_p2              |     +    |      0|  0|  14|          10|           1|
    |add_ln64_fu_313_p2                |     +    |      0|  0|  27|          20|           1|
    |j_fu_401_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_307_p2               |   icmp   |      0|  0|  18|          20|          18|
    |icmp_ln65_fu_319_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln68_1_fu_296_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_2_fu_379_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_3_fu_384_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_4_fu_343_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_5_fu_348_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln68_fu_291_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln68_1_fu_301_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln68_2_fu_395_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln68_3_fu_353_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln68_fu_389_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln64_1_fu_359_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln64_2_fu_367_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln64_fu_325_p3             |  select  |      0|  0|  11|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 234|         277|         246|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |i_0_i_reg_265                       |   9|          2|   10|         20|
    |indvar_flatten_reg_254              |   9|          2|   20|         40|
    |input_img_data_stream_0_V_blk_n     |   9|          2|    1|          2|
    |input_img_data_stream_1_V_blk_n     |   9|          2|    1|          2|
    |input_img_data_stream_2_V_blk_n     |   9|          2|    1|          2|
    |j_0_i_reg_276                       |   9|          2|   11|         22|
    |output_plate_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |output_plate_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |output_plate_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |xleft_blk_n                         |   9|          2|    1|          2|
    |xright_blk_n                        |   9|          2|    1|          2|
    |ydown_blk_n                         |   9|          2|    1|          2|
    |ytop_blk_n                          |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 162|         35|   54|        111|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_reg_265            |  10|   0|   10|          0|
    |icmp_ln64_reg_429        |   1|   0|    1|          0|
    |indvar_flatten_reg_254   |  20|   0|   20|          0|
    |j_0_i_reg_276            |  11|   0|   11|          0|
    |or_ln68_2_reg_443        |   1|   0|    1|          0|
    |xleft_read_reg_407       |  32|   0|   32|          0|
    |xright_read_reg_412      |  32|   0|   32|          0|
    |ydown_read_reg_423       |  32|   0|   32|          0|
    |ytop_read_reg_417        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 177|   0|  177|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_done                              | out |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |         Return_Plate         | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |         Return_Plate         | return value |
|input_img_data_stream_0_V_dout       |  in |    8|   ap_fifo  |   input_img_data_stream_0_V  |    pointer   |
|input_img_data_stream_0_V_empty_n    |  in |    1|   ap_fifo  |   input_img_data_stream_0_V  |    pointer   |
|input_img_data_stream_0_V_read       | out |    1|   ap_fifo  |   input_img_data_stream_0_V  |    pointer   |
|input_img_data_stream_1_V_dout       |  in |    8|   ap_fifo  |   input_img_data_stream_1_V  |    pointer   |
|input_img_data_stream_1_V_empty_n    |  in |    1|   ap_fifo  |   input_img_data_stream_1_V  |    pointer   |
|input_img_data_stream_1_V_read       | out |    1|   ap_fifo  |   input_img_data_stream_1_V  |    pointer   |
|input_img_data_stream_2_V_dout       |  in |    8|   ap_fifo  |   input_img_data_stream_2_V  |    pointer   |
|input_img_data_stream_2_V_empty_n    |  in |    1|   ap_fifo  |   input_img_data_stream_2_V  |    pointer   |
|input_img_data_stream_2_V_read       | out |    1|   ap_fifo  |   input_img_data_stream_2_V  |    pointer   |
|output_plate_data_stream_0_V_din     | out |    8|   ap_fifo  | output_plate_data_stream_0_V |    pointer   |
|output_plate_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | output_plate_data_stream_0_V |    pointer   |
|output_plate_data_stream_0_V_write   | out |    1|   ap_fifo  | output_plate_data_stream_0_V |    pointer   |
|output_plate_data_stream_1_V_din     | out |    8|   ap_fifo  | output_plate_data_stream_1_V |    pointer   |
|output_plate_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | output_plate_data_stream_1_V |    pointer   |
|output_plate_data_stream_1_V_write   | out |    1|   ap_fifo  | output_plate_data_stream_1_V |    pointer   |
|output_plate_data_stream_2_V_din     | out |    8|   ap_fifo  | output_plate_data_stream_2_V |    pointer   |
|output_plate_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | output_plate_data_stream_2_V |    pointer   |
|output_plate_data_stream_2_V_write   | out |    1|   ap_fifo  | output_plate_data_stream_2_V |    pointer   |
|xleft_dout                           |  in |   32|   ap_fifo  |             xleft            |    pointer   |
|xleft_empty_n                        |  in |    1|   ap_fifo  |             xleft            |    pointer   |
|xleft_read                           | out |    1|   ap_fifo  |             xleft            |    pointer   |
|xright_dout                          |  in |   32|   ap_fifo  |            xright            |    pointer   |
|xright_empty_n                       |  in |    1|   ap_fifo  |            xright            |    pointer   |
|xright_read                          | out |    1|   ap_fifo  |            xright            |    pointer   |
|ytop_dout                            |  in |   32|   ap_fifo  |             ytop             |    pointer   |
|ytop_empty_n                         |  in |    1|   ap_fifo  |             ytop             |    pointer   |
|ytop_read                            | out |    1|   ap_fifo  |             ytop             |    pointer   |
|ydown_dout                           |  in |   32|   ap_fifo  |             ydown            |    pointer   |
|ydown_empty_n                        |  in |    1|   ap_fifo  |             ydown            |    pointer   |
|ydown_read                           | out |    1|   ap_fifo  |             ydown            |    pointer   |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

