============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 28 2024  10:40:13 pm
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock TX_CLK)                launch                                     0 R 
(constraint.sdc_line_23)      ext delay                      +1000    1000 F 
parity_type                   in port            2  1.2  100    +0    1000 F 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g427__6417/B                                                +0    1000   
    g427__6417/Y              XNOR2X1LVT         1  0.6    7   +36    1036 F 
    g422__7410/B                                                +0    1036   
    g422__7410/Y              XNOR2X1LVT         1  0.7    7   +27    1063 R 
    g417__1666/B                                                +0    1063   
    g417__1666/Y              XNOR2X1LVT         1  0.6    6   +24    1087 F 
    g416__2346/B                                                +0    1087   
    g416__2346/Y              XNOR2X1LVT         1  0.7    7   +27    1114 R 
    g415__2883/B                                                +0    1114   
    g415__2883/Y              XNOR2X1LVT         1  0.6    6   +24    1138 F 
    g414__9945/B                                                +0    1138   
    g414__9945/Y              XNOR2X1LVT         1  0.7    7   +27    1165 R 
    g413__9315/B                                                +0    1165   
    g413__9315/Y              XNOR2X1LVT         1  0.6    6   +24    1188 F 
    g412__6161/B                                                +0    1188   
    g412__6161/Y              XNOR2X1LVT         1  0.6    6   +27    1215 R 
    parity_reg/SI        <<<  SDFFRHQX1LVT                      +0    1215   
    parity_reg/CK             setup                      100   +20    1235 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)                capture                                 2500 R 
                              uncertainty                      -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    1255ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

