
Nucleo-F746ZG-Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001fc  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c4  080003cc  000103cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080003c4  080003c4  000103c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080003c8  080003c8  000103c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20010000  20010000  000103cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcmram      00000000  20000000  20000000  000103cc  2**0
                  CONTENTS
  7 .sram2        00000000  2004c000  2004c000  000103cc  2**0
                  CONTENTS
  8 .bss          0000001c  20010000  20010000  00020000  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  2001001c  2001001c  00020000  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000103cc  2**0
                  CONTENTS, READONLY
 11 .debug_info   00000b78  00000000  00000000  000103fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000025e  00000000  00000000  00010f74  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000078  00000000  00000000  000111d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000050  00000000  00000000  00011250  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00000443  00000000  00000000  000112a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000049d  00000000  00000000  000116e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00011b80  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000000dc  00000000  00000000  00011bfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  00011cd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20010000 	.word	0x20010000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080003ac 	.word	0x080003ac

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20010004 	.word	0x20010004
 8000204:	080003ac 	.word	0x080003ac

08000208 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
  int i = 0;
 800020e:	2300      	movs	r3, #0
 8000210:	607b      	str	r3, [r7, #4]
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  /* TODO - Add your application code here */
  SystemInit(); //SystemInit initializes clock at 16000000Hz
 8000212:	f000 f871 	bl	80002f8 <SystemInit>
  RCC->AHB1ENR=0x00000002; //Enable peripheral clock to GPIOB Port
 8000216:	4b10      	ldr	r3, [pc, #64]	; (8000258 <main+0x50>)
 8000218:	2202      	movs	r2, #2
 800021a:	631a      	str	r2, [r3, #48]	; 0x30
  GPIOB->MODER=0x00004000; //Set PB7 pin as output. Blue LED (LD2 is on PB7)
 800021c:	4b0f      	ldr	r3, [pc, #60]	; (800025c <main+0x54>)
 800021e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000222:	601a      	str	r2, [r3, #0]
  GPIOB->OTYPER=0x00000000; //Set output pin as push pull type
 8000224:	4b0d      	ldr	r3, [pc, #52]	; (800025c <main+0x54>)
 8000226:	2200      	movs	r2, #0
 8000228:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR=0x00004000; //set output speed as medium speed
 800022a:	4b0c      	ldr	r3, [pc, #48]	; (800025c <main+0x54>)
 800022c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000230:	609a      	str	r2, [r3, #8]
  /* Infinite loop */
  while (1)
  {
	GPIOB->ODR=0x00000080; //Set PB7 bit high using ODR register
 8000232:	4b0a      	ldr	r3, [pc, #40]	; (800025c <main+0x54>)
 8000234:	2280      	movs	r2, #128	; 0x80
 8000236:	615a      	str	r2, [r3, #20]
	delay_ms(1000); //1 Second delay
 8000238:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800023c:	f000 f810 	bl	8000260 <delay_ms>
	GPIOB->ODR=0x00000000; //Set PB7 bit low using ODR register
 8000240:	4b06      	ldr	r3, [pc, #24]	; (800025c <main+0x54>)
 8000242:	2200      	movs	r2, #0
 8000244:	615a      	str	r2, [r3, #20]
	delay_ms(1000); //1 Second delay
 8000246:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800024a:	f000 f809 	bl	8000260 <delay_ms>
	i++;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	3301      	adds	r3, #1
 8000252:	607b      	str	r3, [r7, #4]
  {
 8000254:	e7ed      	b.n	8000232 <main+0x2a>
 8000256:	bf00      	nop
 8000258:	40023800 	.word	0x40023800
 800025c:	40020400 	.word	0x40020400

08000260 <delay_ms>:
  }
}

void delay_ms(unsigned long int n)
{
 8000260:	b480      	push	{r7}
 8000262:	b085      	sub	sp, #20
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
	unsigned long int i=0,j=0;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
 800026c:	2300      	movs	r3, #0
 800026e:	60bb      	str	r3, [r7, #8]
	for(i=0;i<=1000;i++)
 8000270:	2300      	movs	r3, #0
 8000272:	60fb      	str	r3, [r7, #12]
 8000274:	e00c      	b.n	8000290 <delay_ms+0x30>
	{
		for(j=0;j<=n;j++)
 8000276:	2300      	movs	r3, #0
 8000278:	60bb      	str	r3, [r7, #8]
 800027a:	e002      	b.n	8000282 <delay_ms+0x22>
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	3301      	adds	r3, #1
 8000280:	60bb      	str	r3, [r7, #8]
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	429a      	cmp	r2, r3
 8000288:	d9f8      	bls.n	800027c <delay_ms+0x1c>
	for(i=0;i<=1000;i++)
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	3301      	adds	r3, #1
 800028e:	60fb      	str	r3, [r7, #12]
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000296:	d9ee      	bls.n	8000276 <delay_ms+0x16>

		}
	}


}
 8000298:	bf00      	nop
 800029a:	3714      	adds	r7, #20
 800029c:	46bd      	mov	sp, r7
 800029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a2:	4770      	bx	lr

080002a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80002a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80002aa:	e003      	b.n	80002b4 <LoopCopyDataInit>

080002ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002ac:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002b2:	3104      	adds	r1, #4

080002b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002b4:	480b      	ldr	r0, [pc, #44]	; (80002e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002b6:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002bc:	d3f6      	bcc.n	80002ac <CopyDataInit>
  ldr  r2, =_sbss
 80002be:	4a0b      	ldr	r2, [pc, #44]	; (80002ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002c0:	e002      	b.n	80002c8 <LoopFillZerobss>

080002c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002c4:	f842 3b04 	str.w	r3, [r2], #4

080002c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002c8:	4b09      	ldr	r3, [pc, #36]	; (80002f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002cc:	d3f9      	bcc.n	80002c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80002ce:	f000 f813 	bl	80002f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002d2:	f000 f847 	bl	8000364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002d6:	f7ff ff97 	bl	8000208 <main>
  bx  lr    
 80002da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80002dc:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80002e0:	080003cc 	.word	0x080003cc
  ldr  r0, =_sdata
 80002e4:	20010000 	.word	0x20010000
  ldr  r3, =_edata
 80002e8:	20010000 	.word	0x20010000
  ldr  r2, =_sbss
 80002ec:	20010000 	.word	0x20010000
  ldr  r3, = _ebss
 80002f0:	2001001c 	.word	0x2001001c

080002f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002f4:	e7fe      	b.n	80002f4 <ADC_IRQHandler>
	...

080002f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002fc:	4a15      	ldr	r2, [pc, #84]	; (8000354 <SystemInit+0x5c>)
 80002fe:	4b15      	ldr	r3, [pc, #84]	; (8000354 <SystemInit+0x5c>)
 8000300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000304:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000308:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800030c:	4a12      	ldr	r2, [pc, #72]	; (8000358 <SystemInit+0x60>)
 800030e:	4b12      	ldr	r3, [pc, #72]	; (8000358 <SystemInit+0x60>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000318:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <SystemInit+0x60>)
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800031e:	490e      	ldr	r1, [pc, #56]	; (8000358 <SystemInit+0x60>)
 8000320:	4b0d      	ldr	r3, [pc, #52]	; (8000358 <SystemInit+0x60>)
 8000322:	681a      	ldr	r2, [r3, #0]
 8000324:	4b0d      	ldr	r3, [pc, #52]	; (800035c <SystemInit+0x64>)
 8000326:	4013      	ands	r3, r2
 8000328:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800032a:	4b0b      	ldr	r3, [pc, #44]	; (8000358 <SystemInit+0x60>)
 800032c:	4a0c      	ldr	r2, [pc, #48]	; (8000360 <SystemInit+0x68>)
 800032e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000330:	4a09      	ldr	r2, [pc, #36]	; (8000358 <SystemInit+0x60>)
 8000332:	4b09      	ldr	r3, [pc, #36]	; (8000358 <SystemInit+0x60>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800033a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <SystemInit+0x60>)
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000342:	4b04      	ldr	r3, [pc, #16]	; (8000354 <SystemInit+0x5c>)
 8000344:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000348:	609a      	str	r2, [r3, #8]
#endif
}
 800034a:	bf00      	nop
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr
 8000354:	e000ed00 	.word	0xe000ed00
 8000358:	40023800 	.word	0x40023800
 800035c:	fef6ffff 	.word	0xfef6ffff
 8000360:	24003010 	.word	0x24003010

08000364 <__libc_init_array>:
 8000364:	b570      	push	{r4, r5, r6, lr}
 8000366:	4e0d      	ldr	r6, [pc, #52]	; (800039c <__libc_init_array+0x38>)
 8000368:	4c0d      	ldr	r4, [pc, #52]	; (80003a0 <__libc_init_array+0x3c>)
 800036a:	1ba4      	subs	r4, r4, r6
 800036c:	10a4      	asrs	r4, r4, #2
 800036e:	2500      	movs	r5, #0
 8000370:	42a5      	cmp	r5, r4
 8000372:	d109      	bne.n	8000388 <__libc_init_array+0x24>
 8000374:	4e0b      	ldr	r6, [pc, #44]	; (80003a4 <__libc_init_array+0x40>)
 8000376:	4c0c      	ldr	r4, [pc, #48]	; (80003a8 <__libc_init_array+0x44>)
 8000378:	f000 f818 	bl	80003ac <_init>
 800037c:	1ba4      	subs	r4, r4, r6
 800037e:	10a4      	asrs	r4, r4, #2
 8000380:	2500      	movs	r5, #0
 8000382:	42a5      	cmp	r5, r4
 8000384:	d105      	bne.n	8000392 <__libc_init_array+0x2e>
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800038c:	4798      	blx	r3
 800038e:	3501      	adds	r5, #1
 8000390:	e7ee      	b.n	8000370 <__libc_init_array+0xc>
 8000392:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000396:	4798      	blx	r3
 8000398:	3501      	adds	r5, #1
 800039a:	e7f2      	b.n	8000382 <__libc_init_array+0x1e>
 800039c:	080003c4 	.word	0x080003c4
 80003a0:	080003c4 	.word	0x080003c4
 80003a4:	080003c4 	.word	0x080003c4
 80003a8:	080003c8 	.word	0x080003c8

080003ac <_init>:
 80003ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ae:	bf00      	nop
 80003b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003b2:	bc08      	pop	{r3}
 80003b4:	469e      	mov	lr, r3
 80003b6:	4770      	bx	lr

080003b8 <_fini>:
 80003b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ba:	bf00      	nop
 80003bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003be:	bc08      	pop	{r3}
 80003c0:	469e      	mov	lr, r3
 80003c2:	4770      	bx	lr
