{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651177319959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651177319964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 15:21:59 2022 " "Processing started: Thu Apr 28 15:21:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651177319964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177319964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177319964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651177321207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651177321207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "lab62soc/synthesis/lab62soc.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330878 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330878 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330878 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330906 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330911 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651177330914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330916 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_gpx " "Found entity 1: lab62soc_usb_gpx" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330972 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330972 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330972 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330981 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177330991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177330991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "lab62soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "lab62soc/synthesis/submodules/lab62soc_key.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331079 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331079 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331079 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331079 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651177331102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mario_standing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file mario_standing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_standing_rom " "Found entity 1: mario_standing_rom" {  } { { "mario_standing_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/mario_standing_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.sv 2 2 " "Found 2 design units, including 2 entities, in source file background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/background_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331133 ""} { "Info" "ISGN_ENTITY_NAME" "2 brick_rom " "Found entity 2: brick_rom" {  } { { "background_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/background_rom.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_block_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_block_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_block_rom " "Found entity 1: platform_block_rom" {  } { { "platform_block_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/platform_block_rom.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collisions.sv(44) " "Verilog HDL information at collisions.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651177331143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisions.sv 2 2 " "Found 2 design units, including 2 entities, in source file collisions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 world_ROM_mod " "Found entity 1: world_ROM_mod" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331150 ""} { "Info" "ISGN_ENTITY_NAME" "2 collisions " "Found entity 2: collisions" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk lab62.sv(164) " "Verilog HDL Implicit Net warning at lab62.sv(164): created implicit net for \"VGA_clk\"" {  } { { "lab62.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BallS ball.sv(286) " "Verilog HDL Implicit Net warning at ball.sv(286): created implicit net for \"BallS\"" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651177331166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651177331166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651177331166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651177331168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651177331169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651177331445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62soc_jtag_uart_0\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "jtag_uart_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_w lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_w" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177331727 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177331727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177331963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177331963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177331970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177332022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177332022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177332029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_r lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_r" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177332060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "lab62soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177332410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177332411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177332411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177332411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177332411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177332411 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177332411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62soc:u0\|lab62soc_key:key\"" {  } { { "lab62soc/synthesis/lab62soc.v" "key" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62soc:u0\|lab62soc_keycode:keycode\"" {  } { { "lab62soc/synthesis/lab62soc.v" "keycode" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "leds_pio" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333362 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177333362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177333432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177333432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333554 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177333554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333680 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177333680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177333750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177333750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333872 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177333872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333881 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_onchip_memory2_0 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62soc_onchip_memory2_0\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "onchip_memory2_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177333942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651177333943 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651177333943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34g1 " "Found entity 1: altsyncram_34g1" {  } { { "db/altsyncram_34g1.tdf" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/db/altsyncram_34g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651177334015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177334015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34g1 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated " "Elaborating entity \"altsyncram_34g1\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram_pll" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi_0 lab62soc:u0\|lab62soc_spi_0:spi_0 " "Elaborating entity \"lab62soc_spi_0\" for hierarchy \"lab62soc:u0\|lab62soc_spi_0:spi_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "spi_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer_0 lab62soc:u0\|lab62soc_timer_0:timer_0 " "Elaborating entity \"lab62soc_timer_0\" for hierarchy \"lab62soc:u0\|lab62soc_timer_0:timer_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "timer_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_gpx lab62soc:u0\|lab62soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62soc_usb_gpx\" for hierarchy \"lab62soc:u0\|lab62soc_usb_gpx:usb_gpx\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_gpx" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_rst" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177334868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335137 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335137 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335137 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "lab62soc/synthesis/lab62soc.v" "irq_mapper" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_001" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_002" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62soc/synthesis/lab62soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_mod " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_mod\"" {  } { { "lab62.sv" "vga_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335372 "|lab62|vga_controller:vga_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335372 "|lab62|vga_controller:vga_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_mod " "Elaborating entity \"ball\" for hierarchy \"ball:ball_mod\"" {  } { { "lab62.sv" "ball_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BallS ball.sv(286) " "Verilog HDL or VHDL warning at ball.sv(286): object \"BallS\" assigned a value but never read" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335380 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ball.sv(197) " "Verilog HDL assignment warning at ball.sv(197): truncated value with size 32 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335380 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ball.sv(201) " "Verilog HDL assignment warning at ball.sv(201): truncated value with size 32 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(269) " "Verilog HDL assignment warning at ball.sv(269): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(270) " "Verilog HDL assignment warning at ball.sv(270): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(271) " "Verilog HDL assignment warning at ball.sv(271): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ball.sv(272) " "Verilog HDL assignment warning at ball.sv(272): truncated value with size 10 to match size of target (6)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "speed ball.sv(45) " "Verilog HDL Always Construct warning at ball.sv(45): inferring latch(es) for variable \"speed\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "terminal ball.sv(45) " "Verilog HDL Always Construct warning at ball.sv(45): inferring latch(es) for variable \"terminal\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 ball.sv(286) " "Verilog HDL assignment warning at ball.sv(286): truncated value with size 10 to match size of target (1)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Balls ball.sv(19) " "Output port \"Balls\" at ball.sv(19) has no driver" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminal\[0\] ball.sv(45) " "Inferred latch for \"terminal\[0\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminal\[1\] ball.sv(45) " "Inferred latch for \"terminal\[1\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminal\[2\] ball.sv(45) " "Inferred latch for \"terminal\[2\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] ball.sv(45) " "Inferred latch for \"speed\[0\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] ball.sv(45) " "Inferred latch for \"speed\[1\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] ball.sv(45) " "Inferred latch for \"speed\[2\]\" at ball.sv(45)" {  } { { "ball.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335381 "|lab62|ball:ball_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions ball:ball_mod\|collisions:mario_collisions " "Elaborating entity \"collisions\" for hierarchy \"ball:ball_mod\|collisions:mario_collisions\"" {  } { { "ball.sv" "mario_collisions" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/ball.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(86) " "Verilog HDL assignment warning at collisions.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335388 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(94) " "Verilog HDL assignment warning at collisions.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335388 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(102) " "Verilog HDL assignment warning at collisions.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335388 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 collisions.sv(110) " "Verilog HDL assignment warning at collisions.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335388 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 collisions.sv(138) " "Verilog HDL assignment warning at collisions.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335389 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Net_Right_V collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"Net_Right_V\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335389 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Net_Left_V collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"Net_Left_V\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335389 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Net_Up_V collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"Net_Up_V\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335389 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Net_Down_V collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"Net_Down_V\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335389 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Out collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"X_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Out collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"Y_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "collision_right collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"collision_right\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "collision_left collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"collision_left\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "collision_up collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"collision_up\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "collision_down collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"collision_down\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cell_ADDR collisions.sv(44) " "Verilog HDL Always Construct warning at collisions.sv(44): inferring latch(es) for variable \"cell_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651177335390 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[0\] collisions.sv(44) " "Inferred latch for \"collision_down\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[1\] collisions.sv(44) " "Inferred latch for \"collision_down\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[2\] collisions.sv(44) " "Inferred latch for \"collision_down\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[3\] collisions.sv(44) " "Inferred latch for \"collision_down\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[4\] collisions.sv(44) " "Inferred latch for \"collision_down\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[5\] collisions.sv(44) " "Inferred latch for \"collision_down\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[6\] collisions.sv(44) " "Inferred latch for \"collision_down\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335392 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[7\] collisions.sv(44) " "Inferred latch for \"collision_down\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[8\] collisions.sv(44) " "Inferred latch for \"collision_down\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_down\[9\] collisions.sv(44) " "Inferred latch for \"collision_down\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[0\] collisions.sv(44) " "Inferred latch for \"collision_up\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[1\] collisions.sv(44) " "Inferred latch for \"collision_up\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[2\] collisions.sv(44) " "Inferred latch for \"collision_up\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[3\] collisions.sv(44) " "Inferred latch for \"collision_up\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[4\] collisions.sv(44) " "Inferred latch for \"collision_up\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[5\] collisions.sv(44) " "Inferred latch for \"collision_up\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[6\] collisions.sv(44) " "Inferred latch for \"collision_up\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[7\] collisions.sv(44) " "Inferred latch for \"collision_up\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[8\] collisions.sv(44) " "Inferred latch for \"collision_up\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_up\[9\] collisions.sv(44) " "Inferred latch for \"collision_up\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[0\] collisions.sv(44) " "Inferred latch for \"collision_left\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335393 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[1\] collisions.sv(44) " "Inferred latch for \"collision_left\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[2\] collisions.sv(44) " "Inferred latch for \"collision_left\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[3\] collisions.sv(44) " "Inferred latch for \"collision_left\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[4\] collisions.sv(44) " "Inferred latch for \"collision_left\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[5\] collisions.sv(44) " "Inferred latch for \"collision_left\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[6\] collisions.sv(44) " "Inferred latch for \"collision_left\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[7\] collisions.sv(44) " "Inferred latch for \"collision_left\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[8\] collisions.sv(44) " "Inferred latch for \"collision_left\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_left\[9\] collisions.sv(44) " "Inferred latch for \"collision_left\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[0\] collisions.sv(44) " "Inferred latch for \"collision_right\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[1\] collisions.sv(44) " "Inferred latch for \"collision_right\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[2\] collisions.sv(44) " "Inferred latch for \"collision_right\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[3\] collisions.sv(44) " "Inferred latch for \"collision_right\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335394 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[4\] collisions.sv(44) " "Inferred latch for \"collision_right\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[5\] collisions.sv(44) " "Inferred latch for \"collision_right\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[6\] collisions.sv(44) " "Inferred latch for \"collision_right\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[7\] collisions.sv(44) " "Inferred latch for \"collision_right\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[8\] collisions.sv(44) " "Inferred latch for \"collision_right\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "collision_right\[9\] collisions.sv(44) " "Inferred latch for \"collision_right\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[0\] collisions.sv(44) " "Inferred latch for \"Y_Out\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[1\] collisions.sv(44) " "Inferred latch for \"Y_Out\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[2\] collisions.sv(44) " "Inferred latch for \"Y_Out\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[3\] collisions.sv(44) " "Inferred latch for \"Y_Out\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[4\] collisions.sv(44) " "Inferred latch for \"Y_Out\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[5\] collisions.sv(44) " "Inferred latch for \"Y_Out\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[6\] collisions.sv(44) " "Inferred latch for \"Y_Out\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[7\] collisions.sv(44) " "Inferred latch for \"Y_Out\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[8\] collisions.sv(44) " "Inferred latch for \"Y_Out\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Out\[9\] collisions.sv(44) " "Inferred latch for \"Y_Out\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[0\] collisions.sv(44) " "Inferred latch for \"X_Out\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335395 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[1\] collisions.sv(44) " "Inferred latch for \"X_Out\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[2\] collisions.sv(44) " "Inferred latch for \"X_Out\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[3\] collisions.sv(44) " "Inferred latch for \"X_Out\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[4\] collisions.sv(44) " "Inferred latch for \"X_Out\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[5\] collisions.sv(44) " "Inferred latch for \"X_Out\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[6\] collisions.sv(44) " "Inferred latch for \"X_Out\[6\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[7\] collisions.sv(44) " "Inferred latch for \"X_Out\[7\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[8\] collisions.sv(44) " "Inferred latch for \"X_Out\[8\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Out\[9\] collisions.sv(44) " "Inferred latch for \"X_Out\[9\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[0\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[1\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[2\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[3\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[4\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Down_V\[5\] collisions.sv(44) " "Inferred latch for \"Net_Down_V\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[0\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[1\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[2\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[3\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[4\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Up_V\[5\] collisions.sv(44) " "Inferred latch for \"Net_Up_V\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335396 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[0\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[1\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[2\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[3\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[4\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Left_V\[5\] collisions.sv(44) " "Inferred latch for \"Net_Left_V\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[0\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[0\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[1\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[1\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[2\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[2\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[3\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[3\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[4\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[4\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Net_Right_V\[5\] collisions.sv(44) " "Inferred latch for \"Net_Right_V\[5\]\" at collisions.sv(44)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[0\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[0\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[1\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[1\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[2\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[2\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[3\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[3\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[4\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[4\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[5\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[5\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[6\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[6\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335397 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[7\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[7\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335398 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[8\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[8\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335398 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[9\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[9\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335398 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_ADDR\[10\] collisions.sv(136) " "Inferred latch for \"cell_ADDR\[10\]\" at collisions.sv(136)" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177335398 "|lab62|ball:ball_mod|collisions:mario_collisions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "world_ROM_mod ball:ball_mod\|collisions:mario_collisions\|world_ROM_mod:world_ROM " "Elaborating entity \"world_ROM_mod\" for hierarchy \"ball:ball_mod\|collisions:mario_collisions\|world_ROM_mod:world_ROM\"" {  } { { "collisions.sv" "world_ROM" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335423 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_Out collisions.sv(8) " "Output port \"data_Out\" at collisions.sv(8) has no driver" {  } { { "collisions.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651177335423 "|lab62|ball:ball_mod|collisions:mario_collisions|world_ROM_mod:world_ROM"}
{ "Warning" "WSGN_EMPTY_SHELL" "world_ROM_mod " "Entity \"world_ROM_mod\" contains only dangling pins" {  } { { "collisions.sv" "world_ROM" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/collisions.sv" 23 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1651177335424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_mod " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_mod\"" {  } { { "lab62.sv" "color_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX Color_Mapper.sv(36) " "Verilog HDL or VHDL warning at Color_Mapper.sv(36): object \"DistX\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335440 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY Color_Mapper.sv(36) " "Verilog HDL or VHDL warning at Color_Mapper.sv(36): object \"DistY\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size Color_Mapper.sv(36) " "Verilog HDL or VHDL warning at Color_Mapper.sv(36): object \"Size\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(78) " "Verilog HDL assignment warning at Color_Mapper.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(83) " "Verilog HDL assignment warning at Color_Mapper.sv(83): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(88) " "Verilog HDL assignment warning at Color_Mapper.sv(88): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(91) " "Verilog HDL assignment warning at Color_Mapper.sv(91): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(93) " "Verilog HDL assignment warning at Color_Mapper.sv(93): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651177335441 "|lab62|color_mapper:color_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standing_rom color_mapper:color_mod\|mario_standing_rom:mario_standing_ROM_0 " "Elaborating entity \"mario_standing_rom\" for hierarchy \"color_mapper:color_mod\|mario_standing_rom:mario_standing_ROM_0\"" {  } { { "Color_Mapper.sv" "mario_standing_ROM_0" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335447 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 mario_standing_rom.sv(17) " "Net \"mem.data_a\" at mario_standing_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/mario_standing_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335448 "|lab62|color_mapper:color_mod|mario_standing_rom:mario_standing_ROM_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 mario_standing_rom.sv(17) " "Net \"mem.waddr_a\" at mario_standing_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/mario_standing_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335448 "|lab62|color_mapper:color_mod|mario_standing_rom:mario_standing_ROM_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 mario_standing_rom.sv(17) " "Net \"mem.we_a\" at mario_standing_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "mario_standing_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/mario_standing_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335448 "|lab62|color_mapper:color_mod|mario_standing_rom:mario_standing_ROM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_block_rom color_mapper:color_mod\|platform_block_rom:platform_block_mod " "Elaborating entity \"platform_block_rom\" for hierarchy \"color_mapper:color_mod\|platform_block_rom:platform_block_mod\"" {  } { { "Color_Mapper.sv" "platform_block_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335457 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 platform_block_rom.sv(17) " "Net \"mem.data_a\" at platform_block_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "platform_block_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/platform_block_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335459 "|lab62|color_mapper:color_mod|platform_block_rom:platform_block_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 platform_block_rom.sv(17) " "Net \"mem.waddr_a\" at platform_block_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "platform_block_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/platform_block_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335459 "|lab62|color_mapper:color_mod|platform_block_rom:platform_block_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 platform_block_rom.sv(17) " "Net \"mem.we_a\" at platform_block_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "platform_block_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/platform_block_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335459 "|lab62|color_mapper:color_mod|platform_block_rom:platform_block_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_rom color_mapper:color_mod\|brick_rom:brick_rom_mod " "Elaborating entity \"brick_rom\" for hierarchy \"color_mapper:color_mod\|brick_rom:brick_rom_mod\"" {  } { { "Color_Mapper.sv" "brick_rom_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/Color_Mapper.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177335466 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_rom.sv(46) " "Net \"mem.data_a\" at background_rom.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/background_rom.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335467 "|lab62|color_mapper:color_mod|brick_rom:brick_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_rom.sv(46) " "Net \"mem.waddr_a\" at background_rom.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/background_rom.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335468 "|lab62|color_mapper:color_mod|brick_rom:brick_rom_mod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_rom.sv(46) " "Net \"mem.we_a\" at background_rom.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "background_rom.sv" "" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/background_rom.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651177335468 "|lab62|color_mapper:color_mod|brick_rom:brick_rom_mod"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "BallS ball_mod " "Port \"BallS\" does not exist in macrofunction \"ball_mod\"" {  } { { "lab62.sv" "ball_mod" { Text "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/lab62.sv" 173 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651177336838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651177337287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/thega/Documents/School/ECE385-Final-Project/lab6starter/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177338075 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651177340339 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 15:22:20 2022 " "Processing ended: Thu Apr 28 15:22:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651177340339 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651177340339 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651177340339 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177340339 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 60 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 60 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651177341031 ""}
