(pcb /home/wbd/work/products/potentiostat/hardware/pcbs/multiplexer_v0p3/multiplexer.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.7-a382d34a8~87~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  137466 -76218.5  137768 -76273.8  138061 -76365.1  138340 -76490.9
            138603 -76649.6  138844 -76838.8  139061 -77055.7  139250 -77297.1
            139409 -77559.6  139535 -77839.3  139626 -78132.1  139681 -78433.8
            139700 -78740  139700 -102870  139719 -103176  139774 -103478
            139865 -103771  139991 -104050  140150 -104313  140339 -104554
            140556 -104771  140797 -104960  141060 -105119  141339 -105245
            141632 -105336  141934 -105391  142240 -105410  156210 -105410
            156516 -105429  156818 -105484  157111 -105575  157390 -105701
            157653 -105860  157894 -106049  158111 -106266  158300 -106507
            158459 -106770  158585 -107049  158676 -107342  158731 -107644
            158750 -107950  158750 -133350  158731 -133656  158676 -133958
            158585 -134251  158459 -134530  158300 -134793  158111 -135034
            157894 -135251  157653 -135440  157390 -135599  157111 -135725
            156818 -135816  156516 -135871  156210 -135890  142240 -135890
            141934 -135909  141632 -135964  141339 -136055  141060 -136181
            140797 -136340  140556 -136529  140339 -136746  140150 -136987
            139991 -137250  139865 -137529  139774 -137822  139719 -138124
            139700 -138430  139700 -162560  139681 -162866  139626 -163168
            139535 -163461  139409 -163740  139250 -164003  139061 -164244
            138844 -164461  138603 -164650  138340 -164809  138061 -164935
            137768 -165026  137466 -165081  137160 -165100  78740 -165100
            78433.8 -165081  78132.1 -165026  77839.3 -164935  77559.6 -164809
            77297.1 -164650  77055.7 -164461  76838.8 -164244  76649.6 -164003
            76490.9 -163740  76365.1 -163461  76273.8 -163168  76218.5 -162866
            76200 -162560  76200 -130810  76187.9 -130502  76213 -130195
            76275 -129893  76372.9 -129601  76505.3 -129322  76670.4 -129062
            76865.5 -128823  77088.1 -128610  77334.7 -128425  77601.8 -128271
            77885.5 -128151  78181.7 -128065  78486 -128016  92456 -128016
            92762.2 -127997  93063.9 -127942  93356.7 -127851  93636.4 -127725
            93898.9 -127566  94140.3 -127377  94357.2 -127160  94546.4 -126919
            94705.1 -126656  94830.9 -126377  94922.2 -126084  94977.5 -125782
            94996 -125476  94996 -90424  94977.5 -90117.8  94922.2 -89816.1
            94830.9 -89523.3  94705.1 -89243.6  94546.4 -88981.1  94357.2 -88739.7
            94140.3 -88522.8  93898.9 -88333.6  93636.4 -88174.9  93356.7 -88049.1
            93063.9 -87957.8  92762.2 -87902.5  92456 -87884  78740 -87884
            78433.8 -87865.5  78132.1 -87810.2  77839.3 -87718.9  77559.6 -87593.1
            77297.1 -87434.4  77055.7 -87245.2  76838.8 -87028.3  76649.6 -86786.9
            76490.9 -86524.4  76365.1 -86244.7  76273.8 -85951.9  76218.5 -85650.2
            76200 -85344  76200 -78740  76218.5 -78433.8  76273.8 -78132.1
            76365.1 -77839.3  76490.9 -77559.6  76649.6 -77297.1  76838.8 -77055.7
            77055.7 -76838.8  77297.1 -76649.6  77559.6 -76490.9  77839.3 -76365.1
            78132.1 -76273.8  78433.8 -76218.5  78740 -76200  137160 -76200
            137466 -76218.5)
    )
    (via "Via[0-1]_889:635_um")
    (rule
      (width 381)
      (clearance 203.3)
      (clearance 203.3 (type default_smd))
      (clearance 50.8 (type smd_smd))
    )
  )
  (placement
    (component "4-40"
      (place M1 80010 -80010 front 0 (PN VAL**))
      (place M2 135890 -80010 front 0 (PN VAL**))
      (place M3 135890 -161290 front 0 (PN VAL**))
      (place "4-40" 80010 -161290 front 0 (PN VAL**))
    )
    (component Capacitor_SMD:C_0603_1608Metric
      (place C1 100584 -103505 front 0 (PN 0.1uF))
      (place C2 100584 -132969 front 0 (PN 0.1uF))
      (place C5 122682 -103505 front 0 (PN 0.1uF))
      (place C8 134874 -132842 front 0 (PN 0.1uF))
      (place C10 112776 -134366 front 0 (PN 0.1uF))
      (place C12 134874 -134366 front 0 (PN 0.1uF))
    )
    (component Capacitor_SMD:C_0603_1608Metric::1
      (place C3 112776 -103378 front 0 (PN 0.1uF))
      (place C4 112776 -132842 front 0 (PN 0.1uF))
      (place C6 122682 -132969 front 0 (PN 0.1uF))
      (place C7 134874 -103378 front 0 (PN 0.1uF))
      (place C9 112776 -104902 front 0 (PN 0.1uF))
      (place C11 134874 -104902 front 0 (PN 0.1uF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place K1 86309.2 -140589 front 0 (PN CONN_3))
    )
    (component 5x2_shrd_header:5X2_SHRD_HEADER
      (place P1 94996 -158750 front 180 (PN CONN_5X2))
    )
    (component 5x2_shrd_header:5X2_SHRD_HEADER::1
      (place P2 120904 -158750 front 180 (PN CONN_5X2))
      (place P5 152400 -120650 front 270 (PN CONN_5X2))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place P3 107950 -78740 front 0 (PN CONN_2))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place P4 99060 -78740 front 0 (PN CONN_2))
    )
    (component "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (place U1 106680 -104140 front 0 (PN DG411xY))
      (place U2 106680 -133604 front 0 (PN DG411xY))
    )
    (component "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm::1"
      (place U3 128778 -104140 front 0 (PN DG411xY))
      (place U4 128778 -133604 front 0 (PN DG411xY))
    )
  )
  (library
    (image "4-40"
      (pin Round[A]Pad_3810_um @1 0 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -140.58 510  140.58 510))
      (outline (path signal 120  -140.58 -510  140.58 -510))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  1480 -730  -1480 -730))
      (pin RoundRect[T]Pad_900x950_225.856_um 2 775 0)
      (pin RoundRect[T]Pad_900x950_225.856_um 1 -775 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric::1
      (outline (path signal 50  1480 -730  -1480 -730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 120  -140.58 -510  140.58 -510))
      (outline (path signal 120  -140.58 510  140.58 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_900x950_225.856_um 1 -775 0)
      (pin RoundRect[T]Pad_900x950_225.856_um 2 775 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image 5x2_shrd_header:5X2_SHRD_HEADER
      (outline (path signal 381  -10160 4826  10160 4826))
      (outline (path signal 381  10160 4826  10160 -4826))
      (outline (path signal 381  10160 -4826  -10160 -4826))
      (outline (path signal 381  -10160 -4826  -10160 4826))
      (outline (path signal 381  -6901.18 -7299.96  -3898.9 -7299.96))
      (outline (path signal 381  -5364.48 -5488.94  -6888.48 -7266.94))
      (outline (path signal 381  -3840.48 -7264.4  -5364.48 -5486.4))
      (pin Round[A]Pad_1700_um 10 5080 1270)
      (pin Round[A]Pad_1700_um 9 5080 -1270)
      (pin Round[A]Pad_1700_um 8 2540 1270)
      (pin Round[A]Pad_1700_um 7 2540 -1270)
      (pin Round[A]Pad_1700_um 6 0 1270)
      (pin Round[A]Pad_1700_um 5 0 -1270)
      (pin Round[A]Pad_1700_um 4 -2540 1270)
      (pin Round[A]Pad_1700_um 3 -2540 -1270)
      (pin Round[A]Pad_1700_um 2 -5080 1270)
      (pin Rect[A]Pad_1700x1700_um 1 -5080 -1270)
    )
    (image 5x2_shrd_header:5X2_SHRD_HEADER::1
      (outline (path signal 381  -3840.48 -7264.4  -5364.48 -5486.4))
      (outline (path signal 381  -5364.48 -5488.94  -6888.48 -7266.94))
      (outline (path signal 381  -6901.18 -7299.96  -3898.9 -7299.96))
      (outline (path signal 381  -10160 -4826  -10160 4826))
      (outline (path signal 381  10160 -4826  -10160 -4826))
      (outline (path signal 381  10160 4826  10160 -4826))
      (outline (path signal 381  -10160 4826  10160 4826))
      (pin Rect[A]Pad_1700x1700_um 1 -5080 -1270)
      (pin Round[A]Pad_1700_um 2 -5080 1270)
      (pin Round[A]Pad_1700_um 3 -2540 -1270)
      (pin Round[A]Pad_1700_um 4 -2540 1270)
      (pin Round[A]Pad_1700_um 5 0 -1270)
      (pin Round[A]Pad_1700_um 6 0 1270)
      (pin Round[A]Pad_1700_um 7 2540 -1270)
      (pin Round[A]Pad_1700_um 8 2540 1270)
      (pin Round[A]Pad_1700_um 9 5080 -1270)
      (pin Round[A]Pad_1700_um 10 5080 1270)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 5060  -3450 5060))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (pin RoundRect[T]Pad_1950x600_150.571_um 16 2475 4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 15 2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 14 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 13 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 12 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 11 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 10 2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 9 2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 -2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 -2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 4445)
    )
    (image "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm::1"
      (outline (path signal 50  3700 5200  -3700 5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 120  0 5060  -3450 5060))
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 -5060  1950 -5060))
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 -2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 -2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 9 2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 10 2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 11 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 12 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 13 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 14 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 15 2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 16 2475 4445)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_3810_um
      (shape (circle F.Cu 3810))
      (shape (circle B.Cu 3810))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_900x950_225.856_um
      (shape (polygon F.Cu 0  264.219 472.425  302.247 462.235  337.928 445.597  370.177 423.016
            398.016 395.177  420.597 362.928  437.235 327.247  447.425 289.219
            450.856 250  450.856 -250  447.425 -289.219  437.235 -327.247
            420.597 -362.928  398.016 -395.177  370.177 -423.016  337.928 -445.597
            302.247 -462.235  264.219 -472.425  225 -475.856  -225 -475.856
            -264.219 -472.425  -302.247 -462.235  -337.928 -445.597  -370.177 -423.016
            -398.016 -395.177  -420.597 -362.928  -437.235 -327.247  -447.425 -289.219
            -450.856 -250  -450.856 250  -447.425 289.219  -437.235 327.247
            -420.597 362.928  -398.016 395.177  -370.177 423.016  -337.928 445.597
            -302.247 462.235  -264.219 472.425  -225 475.856  225 475.856
            264.219 472.425))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um
      (shape (polygon F.Cu 0  851.146 298.283  876.498 291.49  900.285 280.398  921.785 265.344
            940.344 246.785  955.398 225.286  966.49 201.498  973.283 176.146
            975.571 150  975.571 -150  973.283 -176.146  966.49 -201.498
            955.398 -225.285  940.344 -246.785  921.785 -265.344  900.286 -280.398
            876.498 -291.49  851.146 -298.283  825 -300.571  -825 -300.571
            -851.146 -298.283  -876.498 -291.49  -900.285 -280.398  -921.785 -265.344
            -940.344 -246.785  -955.398 -225.286  -966.49 -201.498  -973.283 -176.146
            -975.571 -150  -975.571 150  -973.283 176.146  -966.49 201.498
            -955.398 225.285  -940.344 246.785  -921.785 265.344  -900.286 280.398
            -876.498 291.49  -851.146 298.283  -825 300.571  825 300.571
            851.146 298.283))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
  )
  (network
    (net /CTR
      (pins K1-1 U3-3)
    )
    (net /CTR_SW
      (pins P5-2 U3-2)
    )
    (net /D10
      (pins P2-10 U4-16)
    )
    (net /D11
      (pins P2-8 U4-8)
    )
    (net /D12
      (pins P2-7 U4-1)
    )
    (net /D13
      (pins P2-9 U4-9)
    )
    (net /D18
      (pins P2-6 U3-16)
    )
    (net /D19
      (pins P2-5 U3-9)
    )
    (net /D24
      (pins P1-3 U1-1)
    )
    (net /D25
      (pins P1-4 U1-8)
    )
    (net /D26
      (pins P1-5 U1-9)
    )
    (net /D27
      (pins P1-6 U1-16)
    )
    (net /D28
      (pins P1-7 U2-1)
    )
    (net /D29
      (pins P1-8 U2-8)
    )
    (net /D3
      (pins P2-3 U3-1)
    )
    (net /D30
      (pins P1-9 U2-9)
    )
    (net /D31
      (pins P1-10 U2-16)
    )
    (net /D4
      (pins P2-4 U3-8)
    )
    (net /GND
      (pins C1-1 C2-1 C3-2 C4-2 C5-1 C6-1 C7-2 C8-2 C9-2 C10-2 C11-2 C12-2 P1-2 P5-1
        U1-5 U2-14 U2-11 U2-7 U2-5 U2-3 U3-5 U4-5 U4-7 U4-11 U4-14)
    )
    (net /REF
      (pins K1-2 U4-3)
    )
    (net /REF_SW
      (pins P5-3 U4-2)
    )
    (net /WRK
      (pins K1-3 U1-14 U1-11 U1-7 U1-3 U3-7 U3-11 U3-14)
    )
    (net /WRK_1
      (pins P5-4 U1-2 U2-2)
    )
    (net /WRK_2
      (pins P5-5 U1-6 U2-6)
    )
    (net /WRK_3
      (pins P5-6 U1-10 U2-10)
    )
    (net /WRK_4
      (pins P5-7 U1-15 U2-15)
    )
    (net /WRK_5
      (pins P5-8 U3-6 U4-6)
    )
    (net /WRK_6
      (pins P5-9 U3-10 U4-10)
    )
    (net /WRK_7
      (pins P5-10 U3-15 U4-15)
    )
    (net "/-15V"
      (pins C1-2 C2-2 C5-2 C6-2 P4-2 P4-1 U1-4 U2-4 U3-4 U4-4)
    )
    (net /+15V
      (pins C3-1 C4-1 C7-1 C8-1 P3-1 P3-2 U1-13 U2-13 U3-13 U4-13)
    )
    (net /3V3
      (pins C9-1 C10-1 C11-1 C12-1 P1-1 U1-12 U2-12 U3-12 U4-12)
    )
    (net "Net-(P2-Pad1)"
      (pins P2-1)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2)
    )
    (class kicad_default "" /+15V "/-15V" /3V3 /CTR /CTR_SW /D10 /D11 /D12
      /D13 /D18 /D19 /D24 /D25 /D26 /D27 /D28 /D29 /D3 /D30 /D31 /D4 /REF
      /REF_SW /WRK /WRK_1 /WRK_2 /WRK_3 /WRK_4 /WRK_5 /WRK_6 /WRK_7 "Net-(P2-Pad1)"
      "Net-(P2-Pad2)"
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 381)
        (clearance 203.3)
      )
    )
    (class Power /GND
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 381)
        (clearance 203.3)
      )
    )
  )
  (wiring
  )
)
