// Seed: 3375788463
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    input logic id_14,
    input id_15,
    output logic id_16,
    output id_17
);
  logic id_18;
  logic id_19;
  always @(id_19 or posedge {id_15, id_10}) id_9 <= 1'b0;
endmodule
