
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018f90  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011a3c  08019170  08019170  00029170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802abac  0802abac  00040368  2**0
                  CONTENTS
  4 .ARM          00000008  0802abac  0802abac  0003abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802abb4  0802abb4  00040368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802abb4  0802abb4  0003abb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802abb8  0802abb8  0003abb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000368  20000000  0802abbc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002720  20000368  0802af24  00040368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002a88  0802af24  00042a88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00042602  00000000  00000000  00040398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008f34  00000000  00000000  0008299a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000037d0  00000000  00000000  0008b8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000033c8  00000000  00000000  0008f0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003beda  00000000  00000000  00092468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004639e  00000000  00000000  000ce342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014a1af  00000000  00000000  001146e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0025e88f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0001037c  00000000  00000000  0025e8e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08019158 	.word	0x08019158

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08019158 	.word	0x08019158

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <HSVtoRGB>:
#include "ColorSpaces.h"
#include <math.h>


void HSVtoRGB(HSV_t *HSV, RGB_t *RGB)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08e      	sub	sp, #56	; 0x38
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]

	float r, g, b;

	float h = HSV->H / 360;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	ed93 7a00 	vldr	s14, [r3]
 8001058:	eddf 6a70 	vldr	s13, [pc, #448]	; 800121c <HSVtoRGB+0x1d4>
 800105c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001060:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float s = HSV->S / 100;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	ed93 7a01 	vldr	s14, [r3, #4]
 800106a:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8001220 <HSVtoRGB+0x1d8>
 800106e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001072:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float v = HSV->V / 100;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	ed93 7a02 	vldr	s14, [r3, #8]
 800107c:	eddf 6a68 	vldr	s13, [pc, #416]	; 8001220 <HSVtoRGB+0x1d8>
 8001080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001084:	edc7 7a08 	vstr	s15, [r7, #32]

	int i = floor(h * 6);
 8001088:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800108c:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	ee17 0a90 	vmov	r0, s15
 8001098:	f7ff fa7e 	bl	8000598 <__aeabi_f2d>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	ec43 2b10 	vmov	d0, r2, r3
 80010a4:	f013 fa6c 	bl	8014580 <floor>
 80010a8:	ec53 2b10 	vmov	r2, r3, d0
 80010ac:	4610      	mov	r0, r2
 80010ae:	4619      	mov	r1, r3
 80010b0:	f7ff fd7a 	bl	8000ba8 <__aeabi_d2iz>
 80010b4:	4603      	mov	r3, r0
 80010b6:	61fb      	str	r3, [r7, #28]
	float f = h * 6 - i;
 80010b8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80010bc:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80010c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d2:	edc7 7a06 	vstr	s15, [r7, #24]
	float p = v * (1 - s);
 80010d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010da:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010e2:	ed97 7a08 	vldr	s14, [r7, #32]
 80010e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ea:	edc7 7a05 	vstr	s15, [r7, #20]
	float q = v * (1 - f * s);
 80010ee:	ed97 7a06 	vldr	s14, [r7, #24]
 80010f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001102:	ed97 7a08 	vldr	s14, [r7, #32]
 8001106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800110a:	edc7 7a04 	vstr	s15, [r7, #16]
	float t = v * (1 - (1 - f) * s);
 800110e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001112:	edd7 7a06 	vldr	s15, [r7, #24]
 8001116:	ee37 7a67 	vsub.f32	s14, s14, s15
 800111a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800111e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001122:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001126:	ee77 7a67 	vsub.f32	s15, s14, s15
 800112a:	ed97 7a08 	vldr	s14, [r7, #32]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	edc7 7a03 	vstr	s15, [r7, #12]

	switch (i % 6) {
 8001136:	69f9      	ldr	r1, [r7, #28]
 8001138:	4b3a      	ldr	r3, [pc, #232]	; (8001224 <HSVtoRGB+0x1dc>)
 800113a:	fb83 3201 	smull	r3, r2, r3, r1
 800113e:	17cb      	asrs	r3, r1, #31
 8001140:	1ad2      	subs	r2, r2, r3
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	1aca      	subs	r2, r1, r3
 800114c:	2a05      	cmp	r2, #5
 800114e:	d839      	bhi.n	80011c4 <HSVtoRGB+0x17c>
 8001150:	a301      	add	r3, pc, #4	; (adr r3, 8001158 <HSVtoRGB+0x110>)
 8001152:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001156:	bf00      	nop
 8001158:	08001171 	.word	0x08001171
 800115c:	0800117f 	.word	0x0800117f
 8001160:	0800118d 	.word	0x0800118d
 8001164:	0800119b 	.word	0x0800119b
 8001168:	080011a9 	.word	0x080011a9
 800116c:	080011b7 	.word	0x080011b7
		case 0: r = v, g = t, b = p; break;
 8001170:	6a3b      	ldr	r3, [r7, #32]
 8001172:	637b      	str	r3, [r7, #52]	; 0x34
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	633b      	str	r3, [r7, #48]	; 0x30
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800117c:	e022      	b.n	80011c4 <HSVtoRGB+0x17c>
		case 1: r = q, g = v, b = p; break;
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	637b      	str	r3, [r7, #52]	; 0x34
 8001182:	6a3b      	ldr	r3, [r7, #32]
 8001184:	633b      	str	r3, [r7, #48]	; 0x30
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	62fb      	str	r3, [r7, #44]	; 0x2c
 800118a:	e01b      	b.n	80011c4 <HSVtoRGB+0x17c>
		case 2: r = p, g = v, b = t; break;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	637b      	str	r3, [r7, #52]	; 0x34
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	633b      	str	r3, [r7, #48]	; 0x30
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001198:	e014      	b.n	80011c4 <HSVtoRGB+0x17c>
		case 3: r = p, g = q, b = v; break;
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	637b      	str	r3, [r7, #52]	; 0x34
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	633b      	str	r3, [r7, #48]	; 0x30
 80011a2:	6a3b      	ldr	r3, [r7, #32]
 80011a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011a6:	e00d      	b.n	80011c4 <HSVtoRGB+0x17c>
		case 4: r = t, g = p, b = v; break;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	637b      	str	r3, [r7, #52]	; 0x34
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	633b      	str	r3, [r7, #48]	; 0x30
 80011b0:	6a3b      	ldr	r3, [r7, #32]
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011b4:	e006      	b.n	80011c4 <HSVtoRGB+0x17c>
		case 5: r = v, g = p, b = q; break;
 80011b6:	6a3b      	ldr	r3, [r7, #32]
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	633b      	str	r3, [r7, #48]	; 0x30
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011c2:	bf00      	nop
	}


	RGB->R = r * 255;
 80011c4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80011c8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001228 <HSVtoRGB+0x1e0>
 80011cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011d4:	ee17 3a90 	vmov	r3, s15
 80011d8:	b29a      	uxth	r2, r3
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	801a      	strh	r2, [r3, #0]
	RGB->G = g * 255;
 80011de:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80011e2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001228 <HSVtoRGB+0x1e0>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ee:	ee17 3a90 	vmov	r3, s15
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	805a      	strh	r2, [r3, #2]
	RGB->B = b * 255;
 80011f8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011fc:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001228 <HSVtoRGB+0x1e0>
 8001200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001208:	ee17 3a90 	vmov	r3, s15
 800120c:	b29a      	uxth	r2, r3
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	809a      	strh	r2, [r3, #4]
}
 8001212:	bf00      	nop
 8001214:	3738      	adds	r7, #56	; 0x38
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	43b40000 	.word	0x43b40000
 8001220:	42c80000 	.word	0x42c80000
 8001224:	2aaaaaab 	.word	0x2aaaaaab
 8001228:	437f0000 	.word	0x437f0000

0800122c <RGB888_to_RGB565>:

uint16_t RGB888_to_RGB565(RGB_t *RGB)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	uint16_t r,g,b,out;
	r = RGB->R&0x00F8;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800123c:	81fb      	strh	r3, [r7, #14]
	g = RGB->G&0x00FC;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	885b      	ldrh	r3, [r3, #2]
 8001242:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8001246:	81bb      	strh	r3, [r7, #12]
	b = RGB->B&0x00F8;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	889b      	ldrh	r3, [r3, #4]
 800124c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001250:	817b      	strh	r3, [r7, #10]
	out = (r<<8) | (g<<3) | (b>>3);
 8001252:	89fb      	ldrh	r3, [r7, #14]
 8001254:	021b      	lsls	r3, r3, #8
 8001256:	b21a      	sxth	r2, r3
 8001258:	89bb      	ldrh	r3, [r7, #12]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	b21b      	sxth	r3, r3
 800125e:	4313      	orrs	r3, r2
 8001260:	b21a      	sxth	r2, r3
 8001262:	897b      	ldrh	r3, [r7, #10]
 8001264:	08db      	lsrs	r3, r3, #3
 8001266:	b29b      	uxth	r3, r3
 8001268:	b21b      	sxth	r3, r3
 800126a:	4313      	orrs	r3, r2
 800126c:	b21b      	sxth	r3, r3
 800126e:	813b      	strh	r3, [r7, #8]
	return out;
 8001270:	893b      	ldrh	r3, [r7, #8]
}
 8001272:	4618      	mov	r0, r3
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
ADC_HandleTypeDef hadc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	; 0x30
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	2220      	movs	r2, #32
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f013 fa2b 	bl	80146f4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800129e:	4b32      	ldr	r3, [pc, #200]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80012a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012a6:	4b30      	ldr	r3, [pc, #192]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80012ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ae:	4b2e      	ldr	r3, [pc, #184]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012b4:	4b2c      	ldr	r3, [pc, #176]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80012ba:	4b2b      	ldr	r3, [pc, #172]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012c0:	4b29      	ldr	r3, [pc, #164]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c6:	4b28      	ldr	r3, [pc, #160]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012c8:	2204      	movs	r2, #4
 80012ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012d2:	4b25      	ldr	r3, [pc, #148]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80012d8:	4b23      	ldr	r3, [pc, #140]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012da:	2201      	movs	r2, #1
 80012dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b22      	ldr	r3, [pc, #136]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e6:	4b20      	ldr	r3, [pc, #128]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ec:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012fa:	4b1b      	ldr	r3, [pc, #108]	; (8001368 <MX_ADC1_Init+0xe8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_ADC1_Init+0xe8>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001308:	4817      	ldr	r0, [pc, #92]	; (8001368 <MX_ADC1_Init+0xe8>)
 800130a:	f003 ffb3 	bl	8005274 <HAL_ADC_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001314:	f001 fef1 	bl	80030fa <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001318:	2300      	movs	r3, #0
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800131c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001320:	4619      	mov	r1, r3
 8001322:	4811      	ldr	r0, [pc, #68]	; (8001368 <MX_ADC1_Init+0xe8>)
 8001324:	f005 f978 	bl	8006618 <HAL_ADCEx_MultiModeConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800132e:	f001 fee4 	bl	80030fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <MX_ADC1_Init+0xec>)
 8001334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001336:	2306      	movs	r3, #6
 8001338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800133e:	237f      	movs	r3, #127	; 0x7f
 8001340:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001342:	2304      	movs	r3, #4
 8001344:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <MX_ADC1_Init+0xe8>)
 8001350:	f004 fb7e 	bl	8005a50 <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800135a:	f001 fece 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	3730      	adds	r7, #48	; 0x30
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000384 	.word	0x20000384
 800136c:	08600004 	.word	0x08600004

08001370 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b088      	sub	sp, #32
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001376:	463b      	mov	r3, r7
 8001378:	2220      	movs	r2, #32
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f013 f9b9 	bl	80146f4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001382:	4b2b      	ldr	r3, [pc, #172]	; (8001430 <MX_ADC2_Init+0xc0>)
 8001384:	4a2b      	ldr	r2, [pc, #172]	; (8001434 <MX_ADC2_Init+0xc4>)
 8001386:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001388:	4b29      	ldr	r3, [pc, #164]	; (8001430 <MX_ADC2_Init+0xc0>)
 800138a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800138e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <MX_ADC2_Init+0xc0>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001396:	4b26      	ldr	r3, [pc, #152]	; (8001430 <MX_ADC2_Init+0xc0>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800139c:	4b24      	ldr	r3, [pc, #144]	; (8001430 <MX_ADC2_Init+0xc0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013a2:	4b23      	ldr	r3, [pc, #140]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a8:	4b21      	ldr	r3, [pc, #132]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013aa:	2204      	movs	r2, #4
 80013ac:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80013b4:	4b1e      	ldr	r3, [pc, #120]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013bc:	2201      	movs	r2, #1
 80013be:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013c0:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c8:	4b19      	ldr	r3, [pc, #100]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ce:	4b18      	ldr	r3, [pc, #96]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80013d4:	4b16      	ldr	r3, [pc, #88]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013dc:	4b14      	ldr	r3, [pc, #80]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80013ea:	4811      	ldr	r0, [pc, #68]	; (8001430 <MX_ADC2_Init+0xc0>)
 80013ec:	f003 ff42 	bl	8005274 <HAL_ADC_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80013f6:	f001 fe80 	bl	80030fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <MX_ADC2_Init+0xc8>)
 80013fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013fe:	2306      	movs	r3, #6
 8001400:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001406:	237f      	movs	r3, #127	; 0x7f
 8001408:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140a:	2304      	movs	r3, #4
 800140c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	; (8001430 <MX_ADC2_Init+0xc0>)
 8001418:	f004 fb1a 	bl	8005a50 <HAL_ADC_ConfigChannel>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001422:	f001 fe6a 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3720      	adds	r7, #32
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200003f0 	.word	0x200003f0
 8001434:	50000100 	.word	0x50000100
 8001438:	14f00020 	.word	0x14f00020

0800143c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08c      	sub	sp, #48	; 0x30
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2220      	movs	r2, #32
 8001452:	2100      	movs	r1, #0
 8001454:	4618      	mov	r0, r3
 8001456:	f013 f94d 	bl	80146f4 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800145a:	4b31      	ldr	r3, [pc, #196]	; (8001520 <MX_ADC3_Init+0xe4>)
 800145c:	4a31      	ldr	r2, [pc, #196]	; (8001524 <MX_ADC3_Init+0xe8>)
 800145e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001460:	4b2f      	ldr	r3, [pc, #188]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001462:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001466:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001468:	4b2d      	ldr	r3, [pc, #180]	; (8001520 <MX_ADC3_Init+0xe4>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800146e:	4b2c      	ldr	r3, [pc, #176]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001474:	4b2a      	ldr	r3, [pc, #168]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001476:	2200      	movs	r2, #0
 8001478:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800147a:	4b29      	ldr	r3, [pc, #164]	; (8001520 <MX_ADC3_Init+0xe4>)
 800147c:	2200      	movs	r2, #0
 800147e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001480:	4b27      	ldr	r3, [pc, #156]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001482:	2204      	movs	r2, #4
 8001484:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001486:	4b26      	ldr	r3, [pc, #152]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001488:	2200      	movs	r2, #0
 800148a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800148c:	4b24      	ldr	r3, [pc, #144]	; (8001520 <MX_ADC3_Init+0xe4>)
 800148e:	2200      	movs	r2, #0
 8001490:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 8001492:	4b23      	ldr	r3, [pc, #140]	; (8001520 <MX_ADC3_Init+0xe4>)
 8001494:	2201      	movs	r2, #1
 8001496:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001498:	4b21      	ldr	r3, [pc, #132]	; (8001520 <MX_ADC3_Init+0xe4>)
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80014ac:	4b1c      	ldr	r3, [pc, #112]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80014ba:	4b19      	ldr	r3, [pc, #100]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80014c2:	4817      	ldr	r0, [pc, #92]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014c4:	f003 fed6 	bl	8005274 <HAL_ADC_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 80014ce:	f001 fe14 	bl	80030fa <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80014d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014da:	4619      	mov	r1, r3
 80014dc:	4810      	ldr	r0, [pc, #64]	; (8001520 <MX_ADC3_Init+0xe4>)
 80014de:	f005 f89b 	bl	8006618 <HAL_ADCEx_MultiModeConfigChannel>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80014e8:	f001 fe07 	bl	80030fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80014ec:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_ADC3_Init+0xec>)
 80014ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014f0:	2306      	movs	r3, #6
 80014f2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014f8:	237f      	movs	r3, #127	; 0x7f
 80014fa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014fc:	2304      	movs	r3, #4
 80014fe:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	4619      	mov	r1, r3
 8001508:	4805      	ldr	r0, [pc, #20]	; (8001520 <MX_ADC3_Init+0xe4>)
 800150a:	f004 faa1 	bl	8005a50 <HAL_ADC_ConfigChannel>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8001514:	f001 fdf1 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	3730      	adds	r7, #48	; 0x30
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	2000045c 	.word	0x2000045c
 8001524:	50000400 	.word	0x50000400
 8001528:	21800100 	.word	0x21800100

0800152c <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001532:	463b      	mov	r3, r7
 8001534:	2220      	movs	r2, #32
 8001536:	2100      	movs	r1, #0
 8001538:	4618      	mov	r0, r3
 800153a:	f013 f8db 	bl	80146f4 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800153e:	4b34      	ldr	r3, [pc, #208]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001540:	4a34      	ldr	r2, [pc, #208]	; (8001614 <MX_ADC4_Init+0xe8>)
 8001542:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001544:	4b32      	ldr	r3, [pc, #200]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001546:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800154a:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800154c:	4b30      	ldr	r3, [pc, #192]	; (8001610 <MX_ADC4_Init+0xe4>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001552:	4b2f      	ldr	r3, [pc, #188]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001558:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <MX_ADC4_Init+0xe4>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800155e:	4b2c      	ldr	r3, [pc, #176]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001560:	2201      	movs	r2, #1
 8001562:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001564:	4b2a      	ldr	r3, [pc, #168]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001566:	2204      	movs	r2, #4
 8001568:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800156a:	4b29      	ldr	r3, [pc, #164]	; (8001610 <MX_ADC4_Init+0xe4>)
 800156c:	2200      	movs	r2, #0
 800156e:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8001570:	4b27      	ldr	r3, [pc, #156]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001572:	2200      	movs	r2, #0
 8001574:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8001576:	4b26      	ldr	r3, [pc, #152]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001578:	2202      	movs	r2, #2
 800157a:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = ENABLE;
 800157c:	4b24      	ldr	r3, [pc, #144]	; (8001610 <MX_ADC4_Init+0xe4>)
 800157e:	2201      	movs	r2, #1
 8001580:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.NbrOfDiscConversion = 1;
 8001584:	4b22      	ldr	r3, [pc, #136]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001586:	2201      	movs	r2, #1
 8001588:	629a      	str	r2, [r3, #40]	; 0x28
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800158a:	4b21      	ldr	r3, [pc, #132]	; (8001610 <MX_ADC4_Init+0xe4>)
 800158c:	2200      	movs	r2, #0
 800158e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001590:	4b1f      	ldr	r3, [pc, #124]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001592:	2200      	movs	r2, #0
 8001594:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8001596:	4b1e      	ldr	r3, [pc, #120]	; (8001610 <MX_ADC4_Init+0xe4>)
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <MX_ADC4_Init+0xe4>)
 80015a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80015a6:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_ADC4_Init+0xe4>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80015ae:	4818      	ldr	r0, [pc, #96]	; (8001610 <MX_ADC4_Init+0xe4>)
 80015b0:	f003 fe60 	bl	8005274 <HAL_ADC_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_ADC4_Init+0x92>
  {
    Error_Handler();
 80015ba:	f001 fd9e 	bl	80030fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <MX_ADC4_Init+0xec>)
 80015c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015c2:	2306      	movs	r3, #6
 80015c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80015c6:	2305      	movs	r3, #5
 80015c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015ca:	237f      	movs	r3, #127	; 0x7f
 80015cc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015ce:	2304      	movs	r3, #4
 80015d0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80015d6:	463b      	mov	r3, r7
 80015d8:	4619      	mov	r1, r3
 80015da:	480d      	ldr	r0, [pc, #52]	; (8001610 <MX_ADC4_Init+0xe4>)
 80015dc:	f004 fa38 	bl	8005a50 <HAL_ADC_ConfigChannel>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_ADC4_Init+0xbe>
  {
    Error_Handler();
 80015e6:	f001 fd88 	bl	80030fa <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_ADC4_Init+0xf0>)
 80015ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015ee:	230c      	movs	r3, #12
 80015f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80015f2:	463b      	mov	r3, r7
 80015f4:	4619      	mov	r1, r3
 80015f6:	4806      	ldr	r0, [pc, #24]	; (8001610 <MX_ADC4_Init+0xe4>)
 80015f8:	f004 fa2a 	bl	8005a50 <HAL_ADC_ConfigChannel>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_ADC4_Init+0xda>
  {
    Error_Handler();
 8001602:	f001 fd7a 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	200004c8 	.word	0x200004c8
 8001614:	50000500 	.word	0x50000500
 8001618:	10c00010 	.word	0x10c00010
 800161c:	14f00020 	.word	0x14f00020

08001620 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b0a8      	sub	sp, #160	; 0xa0
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001628:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001638:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800163c:	2254      	movs	r2, #84	; 0x54
 800163e:	2100      	movs	r1, #0
 8001640:	4618      	mov	r0, r3
 8001642:	f013 f857 	bl	80146f4 <memset>
  if(adcHandle->Instance==ADC1)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800164e:	d141      	bne.n	80016d4 <HAL_ADC_MspInit+0xb4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001650:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001654:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001656:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800165a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800165c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001660:	4618      	mov	r0, r3
 8001662:	f008 fd5f 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800166c:	f001 fd45 	bl	80030fa <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001670:	4bae      	ldr	r3, [pc, #696]	; (800192c <HAL_ADC_MspInit+0x30c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	4aad      	ldr	r2, [pc, #692]	; (800192c <HAL_ADC_MspInit+0x30c>)
 8001678:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800167a:	4bac      	ldr	r3, [pc, #688]	; (800192c <HAL_ADC_MspInit+0x30c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d10b      	bne.n	800169a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001682:	4bab      	ldr	r3, [pc, #684]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	4aaa      	ldr	r2, [pc, #680]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001688:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800168c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800168e:	4ba8      	ldr	r3, [pc, #672]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001696:	637b      	str	r3, [r7, #52]	; 0x34
 8001698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	4ba5      	ldr	r3, [pc, #660]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	4aa4      	ldr	r2, [pc, #656]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a6:	4ba2      	ldr	r3, [pc, #648]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	633b      	str	r3, [r7, #48]	; 0x30
 80016b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80016b2:	230f      	movs	r3, #15
 80016b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016b8:	2303      	movs	r3, #3
 80016ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80016c8:	4619      	mov	r1, r3
 80016ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ce:	f005 fea3 	bl	8007418 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 80016d2:	e127      	b.n	8001924 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a96      	ldr	r2, [pc, #600]	; (8001934 <HAL_ADC_MspInit+0x314>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	f040 8093 	bne.w	8001806 <HAL_ADC_MspInit+0x1e6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016e4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016e6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80016ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016f0:	4618      	mov	r0, r3
 80016f2:	f008 fd17 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <HAL_ADC_MspInit+0xe0>
      Error_Handler();
 80016fc:	f001 fcfd 	bl	80030fa <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001700:	4b8a      	ldr	r3, [pc, #552]	; (800192c <HAL_ADC_MspInit+0x30c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	3301      	adds	r3, #1
 8001706:	4a89      	ldr	r2, [pc, #548]	; (800192c <HAL_ADC_MspInit+0x30c>)
 8001708:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800170a:	4b88      	ldr	r3, [pc, #544]	; (800192c <HAL_ADC_MspInit+0x30c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d10b      	bne.n	800172a <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001712:	4b87      	ldr	r3, [pc, #540]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	4a86      	ldr	r2, [pc, #536]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001718:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800171c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171e:	4b84      	ldr	r3, [pc, #528]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001726:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800172a:	4b81      	ldr	r3, [pc, #516]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	4a80      	ldr	r2, [pc, #512]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001730:	f043 0320 	orr.w	r3, r3, #32
 8001734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001736:	4b7e      	ldr	r3, [pc, #504]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	f003 0320 	and.w	r3, r3, #32
 800173e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001740:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	4b7b      	ldr	r3, [pc, #492]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001746:	4a7a      	ldr	r2, [pc, #488]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800174e:	4b78      	ldr	r3, [pc, #480]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
 8001758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800175a:	4b75      	ldr	r3, [pc, #468]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175e:	4a74      	ldr	r2, [pc, #464]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001760:	f043 0304 	orr.w	r3, r3, #4
 8001764:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001766:	4b72      	ldr	r3, [pc, #456]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176a:	f003 0304 	and.w	r3, r3, #4
 800176e:	623b      	str	r3, [r7, #32]
 8001770:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001772:	4b6f      	ldr	r3, [pc, #444]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001776:	4a6e      	ldr	r2, [pc, #440]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177e:	4b6c      	ldr	r3, [pc, #432]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	61fb      	str	r3, [r7, #28]
 8001788:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800178a:	2302      	movs	r3, #2
 800178c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001790:	2303      	movs	r3, #3
 8001792:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800179c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017a0:	4619      	mov	r1, r3
 80017a2:	4865      	ldr	r0, [pc, #404]	; (8001938 <HAL_ADC_MspInit+0x318>)
 80017a4:	f005 fe38 	bl	8007418 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017a8:	2320      	movs	r3, #32
 80017aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ae:	2303      	movs	r3, #3
 80017b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017be:	4619      	mov	r1, r3
 80017c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c4:	f005 fe28 	bl	8007418 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80017c8:	2330      	movs	r3, #48	; 0x30
 80017ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ce:	2303      	movs	r3, #3
 80017d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017da:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017de:	4619      	mov	r1, r3
 80017e0:	4856      	ldr	r0, [pc, #344]	; (800193c <HAL_ADC_MspInit+0x31c>)
 80017e2:	f005 fe19 	bl	8007418 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017e6:	2304      	movs	r3, #4
 80017e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ec:	2303      	movs	r3, #3
 80017ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017fc:	4619      	mov	r1, r3
 80017fe:	4850      	ldr	r0, [pc, #320]	; (8001940 <HAL_ADC_MspInit+0x320>)
 8001800:	f005 fe0a 	bl	8007418 <HAL_GPIO_Init>
}
 8001804:	e08e      	b.n	8001924 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC3)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a4e      	ldr	r2, [pc, #312]	; (8001944 <HAL_ADC_MspInit+0x324>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d142      	bne.n	8001896 <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001810:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001814:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001816:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800181a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800181e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001822:	4618      	mov	r0, r3
 8001824:	f008 fc7e 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_ADC_MspInit+0x212>
      Error_Handler();
 800182e:	f001 fc64 	bl	80030fa <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001832:	4b45      	ldr	r3, [pc, #276]	; (8001948 <HAL_ADC_MspInit+0x328>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	4a43      	ldr	r2, [pc, #268]	; (8001948 <HAL_ADC_MspInit+0x328>)
 800183a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <HAL_ADC_MspInit+0x328>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d10b      	bne.n	800185c <HAL_ADC_MspInit+0x23c>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001844:	4b3a      	ldr	r3, [pc, #232]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001848:	4a39      	ldr	r2, [pc, #228]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800184a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001850:	4b37      	ldr	r3, [pc, #220]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001854:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001858:	61bb      	str	r3, [r7, #24]
 800185a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800185c:	4b34      	ldr	r3, [pc, #208]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001860:	4a33      	ldr	r2, [pc, #204]	; (8001930 <HAL_ADC_MspInit+0x310>)
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001868:	4b31      	ldr	r3, [pc, #196]	; (8001930 <HAL_ADC_MspInit+0x310>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001874:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001878:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800187c:	2303      	movs	r3, #3
 800187e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001888:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800188c:	4619      	mov	r1, r3
 800188e:	482f      	ldr	r0, [pc, #188]	; (800194c <HAL_ADC_MspInit+0x32c>)
 8001890:	f005 fdc2 	bl	8007418 <HAL_GPIO_Init>
}
 8001894:	e046      	b.n	8001924 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC4)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a2d      	ldr	r2, [pc, #180]	; (8001950 <HAL_ADC_MspInit+0x330>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d141      	bne.n	8001924 <HAL_ADC_MspInit+0x304>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80018a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80018a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80018aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018b2:	4618      	mov	r0, r3
 80018b4:	f008 fc36 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_ADC_MspInit+0x2a2>
      Error_Handler();
 80018be:	f001 fc1c 	bl	80030fa <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80018c2:	4b21      	ldr	r3, [pc, #132]	; (8001948 <HAL_ADC_MspInit+0x328>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	3301      	adds	r3, #1
 80018c8:	4a1f      	ldr	r2, [pc, #124]	; (8001948 <HAL_ADC_MspInit+0x328>)
 80018ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <HAL_ADC_MspInit+0x328>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d10b      	bne.n	80018ec <HAL_ADC_MspInit+0x2cc>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d8:	4a15      	ldr	r2, [pc, #84]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f0:	4a0f      	ldr	r2, [pc, #60]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018f2:	f043 0302 	orr.w	r3, r3, #2
 80018f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_ADC_MspInit+0x310>)
 80018fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001904:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001908:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800190c:	2303      	movs	r3, #3
 800190e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001918:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800191c:	4619      	mov	r1, r3
 800191e:	4808      	ldr	r0, [pc, #32]	; (8001940 <HAL_ADC_MspInit+0x320>)
 8001920:	f005 fd7a 	bl	8007418 <HAL_GPIO_Init>
}
 8001924:	bf00      	nop
 8001926:	37a0      	adds	r7, #160	; 0xa0
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000534 	.word	0x20000534
 8001930:	40021000 	.word	0x40021000
 8001934:	50000100 	.word	0x50000100
 8001938:	48001400 	.word	0x48001400
 800193c:	48000800 	.word	0x48000800
 8001940:	48000400 	.word	0x48000400
 8001944:	50000400 	.word	0x50000400
 8001948:	20000538 	.word	0x20000538
 800194c:	48000c00 	.word	0x48000c00
 8001950:	50000500 	.word	0x50000500

08001954 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <MX_CRC_Init+0x3c>)
 800195a:	4a0e      	ldr	r2, [pc, #56]	; (8001994 <MX_CRC_Init+0x40>)
 800195c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800195e:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <MX_CRC_Init+0x3c>)
 8001960:	2200      	movs	r2, #0
 8001962:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001964:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <MX_CRC_Init+0x3c>)
 8001966:	2200      	movs	r2, #0
 8001968:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <MX_CRC_Init+0x3c>)
 800196c:	2200      	movs	r2, #0
 800196e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001970:	4b07      	ldr	r3, [pc, #28]	; (8001990 <MX_CRC_Init+0x3c>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <MX_CRC_Init+0x3c>)
 8001978:	2201      	movs	r2, #1
 800197a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800197c:	4804      	ldr	r0, [pc, #16]	; (8001990 <MX_CRC_Init+0x3c>)
 800197e:	f005 f863 	bl	8006a48 <HAL_CRC_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001988:	f001 fbb7 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	2000053c 	.word	0x2000053c
 8001994:	40023000 	.word	0x40023000

08001998 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_CRC_MspInit+0x38>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10b      	bne.n	80019c2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_CRC_MspInit+0x3c>)
 80019ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019ae:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <HAL_CRC_MspInit+0x3c>)
 80019b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019b4:	6493      	str	r3, [r2, #72]	; 0x48
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <HAL_CRC_MspInit+0x3c>)
 80019b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40023000 	.word	0x40023000
 80019d4:	40021000 	.word	0x40021000

080019d8 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08c      	sub	sp, #48	; 0x30
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80019de:	463b      	mov	r3, r7
 80019e0:	2230      	movs	r2, #48	; 0x30
 80019e2:	2100      	movs	r1, #0
 80019e4:	4618      	mov	r0, r3
 80019e6:	f012 fe85 	bl	80146f4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80019ea:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <MX_DAC1_Init+0x6c>)
 80019ec:	4a16      	ldr	r2, [pc, #88]	; (8001a48 <MX_DAC1_Init+0x70>)
 80019ee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80019f0:	4814      	ldr	r0, [pc, #80]	; (8001a44 <MX_DAC1_Init+0x6c>)
 80019f2:	f005 f913 	bl	8006c1c <HAL_DAC_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80019fc:	f001 fb7d 	bl	80030fa <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001a00:	2302      	movs	r3, #2
 8001a02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001a24:	463b      	mov	r3, r7
 8001a26:	2200      	movs	r2, #0
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4806      	ldr	r0, [pc, #24]	; (8001a44 <MX_DAC1_Init+0x6c>)
 8001a2c:	f005 f97c 	bl	8006d28 <HAL_DAC_ConfigChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001a36:	f001 fb60 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001a3a:	bf00      	nop
 8001a3c:	3730      	adds	r7, #48	; 0x30
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000560 	.word	0x20000560
 8001a48:	50000800 	.word	0x50000800

08001a4c <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	; 0x30
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a52:	463b      	mov	r3, r7
 8001a54:	2230      	movs	r2, #48	; 0x30
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f012 fe4b 	bl	80146f4 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001a5e:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_DAC2_Init+0x6c>)
 8001a60:	4a16      	ldr	r2, [pc, #88]	; (8001abc <MX_DAC2_Init+0x70>)
 8001a62:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001a64:	4814      	ldr	r0, [pc, #80]	; (8001ab8 <MX_DAC2_Init+0x6c>)
 8001a66:	f005 f8d9 	bl	8006c1c <HAL_DAC_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001a70:	f001 fb43 	bl	80030fa <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001a74:	2302      	movs	r3, #2
 8001a76:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001a98:	463b      	mov	r3, r7
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	; (8001ab8 <MX_DAC2_Init+0x6c>)
 8001aa0:	f005 f942 	bl	8006d28 <HAL_DAC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8001aaa:	f001 fb26 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3730      	adds	r7, #48	; 0x30
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000574 	.word	0x20000574
 8001abc:	50000c00 	.word	0x50000c00

08001ac0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	; 0x30
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a2f      	ldr	r2, [pc, #188]	; (8001b9c <HAL_DAC_MspInit+0xdc>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d12d      	bne.n	8001b3e <HAL_DAC_MspInit+0x7e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001ae2:	4b2f      	ldr	r3, [pc, #188]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	4a2e      	ldr	r2, [pc, #184]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aee:	4b2c      	ldr	r3, [pc, #176]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af6:	61bb      	str	r3, [r7, #24]
 8001af8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	4a28      	ldr	r2, [pc, #160]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b06:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b12:	2310      	movs	r3, #16
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b16:	2303      	movs	r3, #3
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	4619      	mov	r1, r3
 8001b24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b28:	f005 fc76 	bl	8007418 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	210f      	movs	r1, #15
 8001b30:	2036      	movs	r0, #54	; 0x36
 8001b32:	f004 ff54 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b36:	2036      	movs	r0, #54	; 0x36
 8001b38:	f004 ff6b 	bl	8006a12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8001b3c:	e029      	b.n	8001b92 <HAL_DAC_MspInit+0xd2>
  else if(dacHandle->Instance==DAC2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a18      	ldr	r2, [pc, #96]	; (8001ba4 <HAL_DAC_MspInit+0xe4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d124      	bne.n	8001b92 <HAL_DAC_MspInit+0xd2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001b48:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4c:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b52:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b60:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b64:	4a0e      	ldr	r2, [pc, #56]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <HAL_DAC_MspInit+0xe0>)
 8001b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b78:	2340      	movs	r3, #64	; 0x40
 8001b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b84:	f107 031c 	add.w	r3, r7, #28
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b8e:	f005 fc43 	bl	8007418 <HAL_GPIO_Init>
}
 8001b92:	bf00      	nop
 8001b94:	3730      	adds	r7, #48	; 0x30
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	50000800 	.word	0x50000800
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	50000c00 	.word	0x50000c00

08001ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	0a1b      	lsrs	r3, r3, #8
 8001bb2:	f003 0307 	and.w	r3, r3, #7
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	db0b      	blt.n	8001bee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	f003 021f 	and.w	r2, r3, #31
 8001bdc:	4907      	ldr	r1, [pc, #28]	; (8001bfc <__NVIC_EnableIRQ+0x38>)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	095b      	lsrs	r3, r3, #5
 8001be4:	2001      	movs	r0, #1
 8001be6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000e100 	.word	0xe000e100

08001c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	db0a      	blt.n	8001c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	490c      	ldr	r1, [pc, #48]	; (8001c4c <__NVIC_SetPriority+0x4c>)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	0112      	lsls	r2, r2, #4
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	440b      	add	r3, r1
 8001c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c28:	e00a      	b.n	8001c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4908      	ldr	r1, [pc, #32]	; (8001c50 <__NVIC_SetPriority+0x50>)
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	3b04      	subs	r3, #4
 8001c38:	0112      	lsls	r2, r2, #4
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	761a      	strb	r2, [r3, #24]
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	e000e100 	.word	0xe000e100
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b089      	sub	sp, #36	; 0x24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	f1c3 0307 	rsb	r3, r3, #7
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	bf28      	it	cs
 8001c72:	2304      	movcs	r3, #4
 8001c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	2b06      	cmp	r3, #6
 8001c7c:	d902      	bls.n	8001c84 <NVIC_EncodePriority+0x30>
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	3b03      	subs	r3, #3
 8001c82:	e000      	b.n	8001c86 <NVIC_EncodePriority+0x32>
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c88:	f04f 32ff 	mov.w	r2, #4294967295
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43da      	mvns	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	401a      	ands	r2, r3
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	43d9      	mvns	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	4313      	orrs	r3, r2
         );
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3724      	adds	r7, #36	; 0x24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
	...

08001cbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	; (8001d3c <MX_DMA_Init+0x80>)
 8001cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc6:	4a1d      	ldr	r2, [pc, #116]	; (8001d3c <MX_DMA_Init+0x80>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6493      	str	r3, [r2, #72]	; 0x48
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <MX_DMA_Init+0x80>)
 8001cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cda:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <MX_DMA_Init+0x80>)
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cde:	4a17      	ldr	r2, [pc, #92]	; (8001d3c <MX_DMA_Init+0x80>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6493      	str	r3, [r2, #72]	; 0x48
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <MX_DMA_Init+0x80>)
 8001ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001cf2:	f7ff ff59 	bl	8001ba8 <__NVIC_GetPriorityGrouping>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ffa9 	bl	8001c54 <NVIC_EncodePriority>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4619      	mov	r1, r3
 8001d06:	200b      	movs	r0, #11
 8001d08:	f7ff ff7a 	bl	8001c00 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d0c:	200b      	movs	r0, #11
 8001d0e:	f7ff ff59 	bl	8001bc4 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001d12:	f7ff ff49 	bl	8001ba8 <__NVIC_GetPriorityGrouping>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff99 	bl	8001c54 <NVIC_EncodePriority>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4619      	mov	r1, r3
 8001d26:	200c      	movs	r0, #12
 8001d28:	f7ff ff6a 	bl	8001c00 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d2c:	200c      	movs	r0, #12
 8001d2e:	f7ff ff49 	bl	8001bc4 <__NVIC_EnableIRQ>

}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000

08001d40 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001d44:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d46:	4a20      	ldr	r2, [pc, #128]	; (8001dc8 <MX_FDCAN2_Init+0x88>)
 8001d48:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d7c:	2202      	movs	r2, #2
 8001d7e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d82:	2202      	movs	r2, #2
 8001d84:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001d8c:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001d92:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001da4:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001db0:	4804      	ldr	r0, [pc, #16]	; (8001dc4 <MX_FDCAN2_Init+0x84>)
 8001db2:	f005 f96b 	bl	800708c <HAL_FDCAN_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8001dbc:	f001 f99d 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000588 	.word	0x20000588
 8001dc8:	40006800 	.word	0x40006800

08001dcc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b09e      	sub	sp, #120	; 0x78
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	2254      	movs	r2, #84	; 0x54
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f012 fc81 	bl	80146f4 <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a20      	ldr	r2, [pc, #128]	; (8001e78 <HAL_FDCAN_MspInit+0xac>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d138      	bne.n	8001e6e <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e00:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001e02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e06:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f008 f989 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001e18:	f001 f96f 	bl	80030fa <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001e1c:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	4a16      	ldr	r2, [pc, #88]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e26:	6593      	str	r3, [r2, #88]	; 0x58
 8001e28:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e34:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e38:	4a10      	ldr	r2, [pc, #64]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e40:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <HAL_FDCAN_MspInit+0xb0>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001e4c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001e50:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001e5e:	2309      	movs	r3, #9
 8001e60:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e62:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e66:	4619      	mov	r1, r3
 8001e68:	4805      	ldr	r0, [pc, #20]	; (8001e80 <HAL_FDCAN_MspInit+0xb4>)
 8001e6a:	f005 fad5 	bl	8007418 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001e6e:	bf00      	nop
 8001e70:	3778      	adds	r7, #120	; 0x78
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40006800 	.word	0x40006800
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	48000400 	.word	0x48000400

08001e84 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	2220      	movs	r2, #32
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f012 fc2f 	bl	80146f4 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001e96:	4b2d      	ldr	r3, [pc, #180]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001e98:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001e9c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001e9e:	4b2b      	ldr	r3, [pc, #172]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ea0:	4a2b      	ldr	r2, [pc, #172]	; (8001f50 <MX_FMC_Init+0xcc>)
 8001ea2:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001ea4:	4b29      	ldr	r3, [pc, #164]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001eaa:	4b28      	ldr	r3, [pc, #160]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001eb0:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001eb6:	4b25      	ldr	r3, [pc, #148]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001eb8:	2210      	movs	r2, #16
 8001eba:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001ebc:	4b23      	ldr	r3, [pc, #140]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001ec2:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001ec8:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001ece:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ed0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ed4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001ed6:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001edc:	4b1b      	ldr	r3, [pc, #108]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001ee2:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001ee8:	4b18      	ldr	r3, [pc, #96]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001ef4:	4b15      	ldr	r3, [pc, #84]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001efa:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001f00:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001f06:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001f12:	230f      	movs	r3, #15
 8001f14:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8001f16:	2301      	movs	r3, #1
 8001f18:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001f22:	2310      	movs	r3, #16
 8001f24:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001f26:	2311      	movs	r3, #17
 8001f28:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001f2e:	463b      	mov	r3, r7
 8001f30:	2200      	movs	r2, #0
 8001f32:	4619      	mov	r1, r3
 8001f34:	4805      	ldr	r0, [pc, #20]	; (8001f4c <MX_FMC_Init+0xc8>)
 8001f36:	f009 f8d3 	bl	800b0e0 <HAL_SRAM_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8001f40:	f001 f8db 	bl	80030fa <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001f44:	bf00      	nop
 8001f46:	3720      	adds	r7, #32
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200005ec 	.word	0x200005ec
 8001f50:	a0000104 	.word	0xa0000104

08001f54 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001f68:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_FMC_MspInit+0xa4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d13e      	bne.n	8001fee <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8001f70:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <HAL_FMC_MspInit+0xa4>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001f76:	4b21      	ldr	r3, [pc, #132]	; (8001ffc <HAL_FMC_MspInit+0xa8>)
 8001f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f7a:	4a20      	ldr	r2, [pc, #128]	; (8001ffc <HAL_FMC_MspInit+0xa8>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6513      	str	r3, [r2, #80]	; 0x50
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_FMC_MspInit+0xa8>)
 8001f84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001f8e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001f92:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f94:	2302      	movs	r3, #2
 8001f96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fa0:	230c      	movs	r3, #12
 8001fa2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4815      	ldr	r0, [pc, #84]	; (8002000 <HAL_FMC_MspInit+0xac>)
 8001faa:	f005 fa35 	bl	8007418 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001fae:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001fb2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fc0:	230c      	movs	r3, #12
 8001fc2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc4:	1d3b      	adds	r3, r7, #4
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480e      	ldr	r0, [pc, #56]	; (8002004 <HAL_FMC_MspInit+0xb0>)
 8001fca:	f005 fa25 	bl	8007418 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001fce:	2320      	movs	r3, #32
 8001fd0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fde:	230c      	movs	r3, #12
 8001fe0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <HAL_FMC_MspInit+0xb4>)
 8001fe8:	f005 fa16 	bl	8007418 <HAL_GPIO_Init>
 8001fec:	e000      	b.n	8001ff0 <HAL_FMC_MspInit+0x9c>
    return;
 8001fee:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000644 	.word	0x20000644
 8001ffc:	40021000 	.word	0x40021000
 8002000:	48001000 	.word	0x48001000
 8002004:	48000c00 	.word	0x48000c00
 8002008:	48001800 	.word	0x48001800

0800200c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002014:	f7ff ff9e 	bl	8001f54 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002018:	bf00      	nop
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <__NVIC_GetPriorityGrouping>:
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002024:	4b04      	ldr	r3, [pc, #16]	; (8002038 <__NVIC_GetPriorityGrouping+0x18>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	f003 0307 	and.w	r3, r3, #7
}
 800202e:	4618      	mov	r0, r3
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <__NVIC_EnableIRQ>:
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	2b00      	cmp	r3, #0
 800204c:	db0b      	blt.n	8002066 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	f003 021f 	and.w	r2, r3, #31
 8002054:	4907      	ldr	r1, [pc, #28]	; (8002074 <__NVIC_EnableIRQ+0x38>)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	2001      	movs	r0, #1
 800205e:	fa00 f202 	lsl.w	r2, r0, r2
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000e100 	.word	0xe000e100

08002078 <__NVIC_SetPriority>:
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	; (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	; (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	; 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 800213e:	4a18      	ldr	r2, [pc, #96]	; (80021a0 <LL_SYSCFG_SetEXTISource+0x6c>)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	f003 0303 	and.w	r3, r3, #3
 8002146:	3302      	adds	r3, #2
 8002148:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	0c1b      	lsrs	r3, r3, #16
 8002150:	43db      	mvns	r3, r3
 8002152:	ea02 0103 	and.w	r1, r2, r3
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	0c1b      	lsrs	r3, r3, #16
 800215a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 800216e:	2320      	movs	r3, #32
 8002170:	e003      	b.n	800217a <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	fab3 f383 	clz	r3, r3
 8002178:	b2db      	uxtb	r3, r3
 800217a:	f003 031f 	and.w	r3, r3, #31
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	409a      	lsls	r2, r3
 8002182:	4807      	ldr	r0, [pc, #28]	; (80021a0 <LL_SYSCFG_SetEXTISource+0x6c>)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	430a      	orrs	r2, r1
 800218c:	3302      	adds	r3, #2
 800218e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40010000 	.word	0x40010000

080021a4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b08b      	sub	sp, #44	; 0x2c
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa93 f3a3 	rbit	r3, r3
 80021be:	613b      	str	r3, [r7, #16]
  return result;
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80021ca:	2320      	movs	r3, #32
 80021cc:	e003      	b.n	80021d6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	fab3 f383 	clz	r3, r3
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	2103      	movs	r1, #3
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	401a      	ands	r2, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	fa93 f3a3 	rbit	r3, r3
 80021ec:	61fb      	str	r3, [r7, #28]
  return result;
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80021f8:	2320      	movs	r3, #32
 80021fa:	e003      	b.n	8002204 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80021fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fe:	fab3 f383 	clz	r3, r3
 8002202:	b2db      	uxtb	r3, r3
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	fa01 f303 	lsl.w	r3, r1, r3
 800220c:	431a      	orrs	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	601a      	str	r2, [r3, #0]
}
 8002212:	bf00      	nop
 8002214:	372c      	adds	r7, #44	; 0x2c
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800221e:	b480      	push	{r7}
 8002220:	b08b      	sub	sp, #44	; 0x2c
 8002222:	af00      	add	r7, sp, #0
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	613b      	str	r3, [r7, #16]
  return result;
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d101      	bne.n	8002248 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002244:	2320      	movs	r3, #32
 8002246:	e003      	b.n	8002250 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	2103      	movs	r1, #3
 8002254:	fa01 f303 	lsl.w	r3, r1, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	401a      	ands	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	6a3b      	ldr	r3, [r7, #32]
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	61fb      	str	r3, [r7, #28]
  return result;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e003      	b.n	800227e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002278:	fab3 f383 	clz	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	fa01 f303 	lsl.w	r3, r1, r3
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	60da      	str	r2, [r3, #12]
}
 800228c:	bf00      	nop
 800228e:	372c      	adds	r7, #44	; 0x2c
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	619a      	str	r2, [r3, #24]
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	683a      	ldr	r2, [r7, #0]
 80022c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80022d8:	4b08      	ldr	r3, [pc, #32]	; (80022fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022dc:	4907      	ldr	r1, [pc, #28]	; (80022fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80022e4:	4b05      	ldr	r3, [pc, #20]	; (80022fc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80022e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4013      	ands	r3, r2
 80022ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022ee:	68fb      	ldr	r3, [r7, #12]
}
 80022f0:	bf00      	nop
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40021000 	.word	0x40021000

08002300 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08a      	sub	sp, #40	; 0x28
 8002304:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002306:	f107 031c 	add.w	r3, r7, #28
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	605a      	str	r2, [r3, #4]
 8002310:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
 8002320:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8002322:	2010      	movs	r0, #16
 8002324:	f7ff ffd4 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002328:	2004      	movs	r0, #4
 800232a:	f7ff ffd1 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800232e:	2020      	movs	r0, #32
 8002330:	f7ff ffce 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002334:	2001      	movs	r0, #1
 8002336:	f7ff ffcb 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800233a:	2002      	movs	r0, #2
 800233c:	f7ff ffc8 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8002340:	2008      	movs	r0, #8
 8002342:	f7ff ffc5 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8002346:	2040      	movs	r0, #64	; 0x40
 8002348:	f7ff ffc2 	bl	80022d0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 800234c:	2108      	movs	r1, #8
 800234e:	48bc      	ldr	r0, [pc, #752]	; (8002640 <MX_GPIO_Init+0x340>)
 8002350:	f7ff ffb0 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8002354:	2110      	movs	r1, #16
 8002356:	48ba      	ldr	r0, [pc, #744]	; (8002640 <MX_GPIO_Init+0x340>)
 8002358:	f7ff ffac 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 800235c:	2120      	movs	r1, #32
 800235e:	48b8      	ldr	r0, [pc, #736]	; (8002640 <MX_GPIO_Init+0x340>)
 8002360:	f7ff ffa8 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8002364:	2101      	movs	r1, #1
 8002366:	48b7      	ldr	r0, [pc, #732]	; (8002644 <MX_GPIO_Init+0x344>)
 8002368:	f7ff ffa4 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED5_GPIO_Port, LED5_Pin);
 800236c:	2102      	movs	r1, #2
 800236e:	48b5      	ldr	r0, [pc, #724]	; (8002644 <MX_GPIO_Init+0x344>)
 8002370:	f7ff ffa0 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED6_GPIO_Port, LED6_Pin);
 8002374:	2104      	movs	r1, #4
 8002376:	48b3      	ldr	r0, [pc, #716]	; (8002644 <MX_GPIO_Init+0x344>)
 8002378:	f7ff ff9c 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED7_GPIO_Port, LED7_Pin);
 800237c:	2108      	movs	r1, #8
 800237e:	48b1      	ldr	r0, [pc, #708]	; (8002644 <MX_GPIO_Init+0x344>)
 8002380:	f7ff ff98 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8002384:	2104      	movs	r1, #4
 8002386:	48ae      	ldr	r0, [pc, #696]	; (8002640 <MX_GPIO_Init+0x340>)
 8002388:	f7ff ff94 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ARDUINO_CS_GPIO_Port, ARDUINO_CS_Pin);
 800238c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002390:	48ab      	ldr	r0, [pc, #684]	; (8002640 <MX_GPIO_Init+0x340>)
 8002392:	f7ff ff8f 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CAN_STBY_GPIO_Port, CAN_STBY_Pin);
 8002396:	2180      	movs	r1, #128	; 0x80
 8002398:	48ab      	ldr	r0, [pc, #684]	; (8002648 <MX_GPIO_Init+0x348>)
 800239a:	f7ff ff8b 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 800239e:	2108      	movs	r1, #8
 80023a0:	48aa      	ldr	r0, [pc, #680]	; (800264c <MX_GPIO_Init+0x34c>)
 80023a2:	f7ff ff87 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LIN_SLP_GPIO_Port, LIN_SLP_Pin);
 80023a6:	2120      	movs	r1, #32
 80023a8:	48a9      	ldr	r0, [pc, #676]	; (8002650 <MX_GPIO_Init+0x350>)
 80023aa:	f7ff ff83 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_BKLT_GPIO_Port, LCD_BKLT_Pin);
 80023ae:	2140      	movs	r1, #64	; 0x40
 80023b0:	48a7      	ldr	r0, [pc, #668]	; (8002650 <MX_GPIO_Init+0x350>)
 80023b2:	f7ff ff7f 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(FLASH_CS_GPIO_Port, FLASH_CS_Pin);
 80023b6:	2101      	movs	r1, #1
 80023b8:	48a6      	ldr	r0, [pc, #664]	; (8002654 <MX_GPIO_Init+0x354>)
 80023ba:	f7ff ff7b 	bl	80022b4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin);
 80023be:	2102      	movs	r1, #2
 80023c0:	48a4      	ldr	r0, [pc, #656]	; (8002654 <MX_GPIO_Init+0x354>)
 80023c2:	f7ff ff69 	bl	8002298 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 80023c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80023d0:	2301      	movs	r3, #1
 80023d2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	4619      	mov	r1, r3
 80023d8:	489a      	ldr	r0, [pc, #616]	; (8002644 <MX_GPIO_Init+0x344>)
 80023da:	f00b fa36 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 80023de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80023e8:	2301      	movs	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	4619      	mov	r1, r3
 80023f0:	4894      	ldr	r0, [pc, #592]	; (8002644 <MX_GPIO_Init+0x344>)
 80023f2:	f00b fa2a 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 80023f6:	2308      	movs	r3, #8
 80023f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80023fa:	2301      	movs	r3, #1
 80023fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800240a:	1d3b      	adds	r3, r7, #4
 800240c:	4619      	mov	r1, r3
 800240e:	488c      	ldr	r0, [pc, #560]	; (8002640 <MX_GPIO_Init+0x340>)
 8002410:	f00b fa1b 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8002414:	2310      	movs	r3, #16
 8002416:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002418:	2301      	movs	r3, #1
 800241a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8002428:	1d3b      	adds	r3, r7, #4
 800242a:	4619      	mov	r1, r3
 800242c:	4884      	ldr	r0, [pc, #528]	; (8002640 <MX_GPIO_Init+0x340>)
 800242e:	f00b fa0c 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8002432:	2320      	movs	r3, #32
 8002434:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002436:	2301      	movs	r3, #1
 8002438:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	4619      	mov	r1, r3
 800244a:	487d      	ldr	r0, [pc, #500]	; (8002640 <MX_GPIO_Init+0x340>)
 800244c:	f00b f9fd 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8002450:	2301      	movs	r3, #1
 8002452:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002454:	2301      	movs	r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	4619      	mov	r1, r3
 8002468:	4876      	ldr	r0, [pc, #472]	; (8002644 <MX_GPIO_Init+0x344>)
 800246a:	f00b f9ee 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED5_Pin;
 800246e:	2302      	movs	r3, #2
 8002470:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002472:	2301      	movs	r3, #1
 8002474:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED5_GPIO_Port, &GPIO_InitStruct);
 8002482:	1d3b      	adds	r3, r7, #4
 8002484:	4619      	mov	r1, r3
 8002486:	486f      	ldr	r0, [pc, #444]	; (8002644 <MX_GPIO_Init+0x344>)
 8002488:	f00b f9df 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED6_Pin;
 800248c:	2304      	movs	r3, #4
 800248e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002490:	2301      	movs	r3, #1
 8002492:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	4619      	mov	r1, r3
 80024a4:	4867      	ldr	r0, [pc, #412]	; (8002644 <MX_GPIO_Init+0x344>)
 80024a6:	f00b f9d0 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED7_Pin;
 80024aa:	2308      	movs	r3, #8
 80024ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ae:	2301      	movs	r3, #1
 80024b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED7_GPIO_Port, &GPIO_InitStruct);
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	4619      	mov	r1, r3
 80024c2:	4860      	ldr	r0, [pc, #384]	; (8002644 <MX_GPIO_Init+0x344>)
 80024c4:	f00b f9c1 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 80024c8:	2304      	movs	r3, #4
 80024ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024cc:	2301      	movs	r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024d0:	2303      	movs	r3, #3
 80024d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80024dc:	1d3b      	adds	r3, r7, #4
 80024de:	4619      	mov	r1, r3
 80024e0:	4857      	ldr	r0, [pc, #348]	; (8002640 <MX_GPIO_Init+0x340>)
 80024e2:	f00b f9b2 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ARDUINO_CS_Pin;
 80024e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ec:	2301      	movs	r3, #1
 80024ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ARDUINO_CS_GPIO_Port, &GPIO_InitStruct);
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	4619      	mov	r1, r3
 8002500:	484f      	ldr	r0, [pc, #316]	; (8002640 <MX_GPIO_Init+0x340>)
 8002502:	f00b f9a2 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002506:	2301      	movs	r3, #1
 8002508:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800250a:	2300      	movs	r3, #0
 800250c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800250e:	2301      	movs	r3, #1
 8002510:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002512:	1d3b      	adds	r3, r7, #4
 8002514:	4619      	mov	r1, r3
 8002516:	484c      	ldr	r0, [pc, #304]	; (8002648 <MX_GPIO_Init+0x348>)
 8002518:	f00b f997 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 800251c:	2302      	movs	r3, #2
 800251e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002520:	2300      	movs	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002524:	2301      	movs	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	4619      	mov	r1, r3
 800252c:	4846      	ldr	r0, [pc, #280]	; (8002648 <MX_GPIO_Init+0x348>)
 800252e:	f00b f98c 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8002532:	2340      	movs	r3, #64	; 0x40
 8002534:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800253a:	2301      	movs	r3, #1
 800253c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	4619      	mov	r1, r3
 8002542:	4841      	ldr	r0, [pc, #260]	; (8002648 <MX_GPIO_Init+0x348>)
 8002544:	f00b f981 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800254c:	2301      	movs	r3, #1
 800254e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002558:	2300      	movs	r3, #0
 800255a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 800255c:	1d3b      	adds	r3, r7, #4
 800255e:	4619      	mov	r1, r3
 8002560:	4839      	ldr	r0, [pc, #228]	; (8002648 <MX_GPIO_Init+0x348>)
 8002562:	f00b f972 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8002566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800256a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800256c:	2300      	movs	r3, #0
 800256e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002570:	2301      	movs	r3, #1
 8002572:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002574:	1d3b      	adds	r3, r7, #4
 8002576:	4619      	mov	r1, r3
 8002578:	4833      	ldr	r0, [pc, #204]	; (8002648 <MX_GPIO_Init+0x348>)
 800257a:	f00b f966 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800257e:	2308      	movs	r3, #8
 8002580:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002582:	2301      	movs	r3, #1
 8002584:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	4619      	mov	r1, r3
 8002596:	482d      	ldr	r0, [pc, #180]	; (800264c <MX_GPIO_Init+0x34c>)
 8002598:	f00b f957 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LIN_SLP_Pin;
 800259c:	2320      	movs	r3, #32
 800259e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80025a0:	2301      	movs	r3, #1
 80025a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LIN_SLP_GPIO_Port, &GPIO_InitStruct);
 80025b0:	1d3b      	adds	r3, r7, #4
 80025b2:	4619      	mov	r1, r3
 80025b4:	4826      	ldr	r0, [pc, #152]	; (8002650 <MX_GPIO_Init+0x350>)
 80025b6:	f00b f948 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 80025ba:	2340      	movs	r3, #64	; 0x40
 80025bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80025be:	2301      	movs	r3, #1
 80025c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 80025ce:	1d3b      	adds	r3, r7, #4
 80025d0:	4619      	mov	r1, r3
 80025d2:	481f      	ldr	r0, [pc, #124]	; (8002650 <MX_GPIO_Init+0x350>)
 80025d4:	f00b f939 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 80025d8:	2301      	movs	r3, #1
 80025da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80025dc:	2301      	movs	r3, #1
 80025de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	4619      	mov	r1, r3
 80025f0:	4818      	ldr	r0, [pc, #96]	; (8002654 <MX_GPIO_Init+0x354>)
 80025f2:	f00b f92a 	bl	800d84a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 80025f6:	2302      	movs	r3, #2
 80025f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80025fa:	2301      	movs	r3, #1
 80025fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80025fe:	2302      	movs	r3, #2
 8002600:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002602:	2300      	movs	r3, #0
 8002604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002606:	2301      	movs	r3, #1
 8002608:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4811      	ldr	r0, [pc, #68]	; (8002654 <MX_GPIO_Init+0x354>)
 8002610:	f00b f91b 	bl	800d84a <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8002614:	4910      	ldr	r1, [pc, #64]	; (8002658 <MX_GPIO_Init+0x358>)
 8002616:	2002      	movs	r0, #2
 8002618:	f7ff fd8c 	bl	8002134 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTD, LL_SYSCFG_EXTI_LINE6);
 800261c:	490f      	ldr	r1, [pc, #60]	; (800265c <MX_GPIO_Init+0x35c>)
 800261e:	2003      	movs	r0, #3
 8002620:	f7ff fd88 	bl	8002134 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8002624:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002628:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800262a:	2301      	movs	r3, #1
 800262c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002630:	2300      	movs	r3, #0
 8002632:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002636:	2302      	movs	r3, #2
 8002638:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800263c:	e010      	b.n	8002660 <MX_GPIO_Init+0x360>
 800263e:	bf00      	nop
 8002640:	48001400 	.word	0x48001400
 8002644:	48000800 	.word	0x48000800
 8002648:	48001800 	.word	0x48001800
 800264c:	48000c00 	.word	0x48000c00
 8002650:	48000400 	.word	0x48000400
 8002654:	48001000 	.word	0x48001000
 8002658:	0f000003 	.word	0x0f000003
 800265c:	0f000001 	.word	0x0f000001
  LL_EXTI_Init(&EXTI_InitStruct);
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	4618      	mov	r0, r3
 8002666:	f00a fd4f 	bl	800d108 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 800266a:	2340      	movs	r3, #64	; 0x40
 800266c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800266e:	2301      	movs	r3, #1
 8002670:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002674:	2300      	movs	r3, #0
 8002676:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800267a:	2302      	movs	r3, #2
 800267c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4618      	mov	r0, r3
 8002686:	f00a fd3f 	bl	800d108 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN_ESC_GPIO_Port, BTN_ESC_Pin, LL_GPIO_PULL_UP);
 800268a:	2201      	movs	r2, #1
 800268c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002690:	481b      	ldr	r0, [pc, #108]	; (8002700 <MX_GPIO_Init+0x400>)
 8002692:	f7ff fdc4 	bl	800221e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin, LL_GPIO_PULL_UP);
 8002696:	2201      	movs	r2, #1
 8002698:	2140      	movs	r1, #64	; 0x40
 800269a:	481a      	ldr	r0, [pc, #104]	; (8002704 <MX_GPIO_Init+0x404>)
 800269c:	f7ff fdbf 	bl	800221e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN_ESC_GPIO_Port, BTN_ESC_Pin, LL_GPIO_MODE_INPUT);
 80026a0:	2200      	movs	r2, #0
 80026a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026a6:	4816      	ldr	r0, [pc, #88]	; (8002700 <MX_GPIO_Init+0x400>)
 80026a8:	f7ff fd7c 	bl	80021a4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin, LL_GPIO_MODE_INPUT);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2140      	movs	r1, #64	; 0x40
 80026b0:	4814      	ldr	r0, [pc, #80]	; (8002704 <MX_GPIO_Init+0x404>)
 80026b2:	f7ff fd77 	bl	80021a4 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80026b6:	f7ff fcb3 	bl	8002020 <__NVIC_GetPriorityGrouping>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2200      	movs	r2, #0
 80026be:	2100      	movs	r1, #0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fd03 	bl	80020cc <NVIC_EncodePriority>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4619      	mov	r1, r3
 80026ca:	2017      	movs	r0, #23
 80026cc:	f7ff fcd4 	bl	8002078 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 80026d0:	2017      	movs	r0, #23
 80026d2:	f7ff fcb3 	bl	800203c <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80026d6:	f7ff fca3 	bl	8002020 <__NVIC_GetPriorityGrouping>
 80026da:	4603      	mov	r3, r0
 80026dc:	2200      	movs	r2, #0
 80026de:	2100      	movs	r1, #0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fcf3 	bl	80020cc <NVIC_EncodePriority>
 80026e6:	4603      	mov	r3, r0
 80026e8:	4619      	mov	r1, r3
 80026ea:	2028      	movs	r0, #40	; 0x28
 80026ec:	f7ff fcc4 	bl	8002078 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026f0:	2028      	movs	r0, #40	; 0x28
 80026f2:	f7ff fca3 	bl	800203c <__NVIC_EnableIRQ>

}
 80026f6:	bf00      	nop
 80026f8:	3728      	adds	r7, #40	; 0x28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	48000800 	.word	0x48000800
 8002704:	48000c00 	.word	0x48000c00

08002708 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800270c:	4b1b      	ldr	r3, [pc, #108]	; (800277c <MX_I2C1_Init+0x74>)
 800270e:	4a1c      	ldr	r2, [pc, #112]	; (8002780 <MX_I2C1_Init+0x78>)
 8002710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8002712:	4b1a      	ldr	r3, [pc, #104]	; (800277c <MX_I2C1_Init+0x74>)
 8002714:	4a1b      	ldr	r2, [pc, #108]	; (8002784 <MX_I2C1_Init+0x7c>)
 8002716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002718:	4b18      	ldr	r3, [pc, #96]	; (800277c <MX_I2C1_Init+0x74>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800271e:	4b17      	ldr	r3, [pc, #92]	; (800277c <MX_I2C1_Init+0x74>)
 8002720:	2201      	movs	r2, #1
 8002722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002724:	4b15      	ldr	r3, [pc, #84]	; (800277c <MX_I2C1_Init+0x74>)
 8002726:	2200      	movs	r2, #0
 8002728:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800272a:	4b14      	ldr	r3, [pc, #80]	; (800277c <MX_I2C1_Init+0x74>)
 800272c:	2200      	movs	r2, #0
 800272e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002730:	4b12      	ldr	r3, [pc, #72]	; (800277c <MX_I2C1_Init+0x74>)
 8002732:	2200      	movs	r2, #0
 8002734:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002736:	4b11      	ldr	r3, [pc, #68]	; (800277c <MX_I2C1_Init+0x74>)
 8002738:	2200      	movs	r2, #0
 800273a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800273c:	4b0f      	ldr	r3, [pc, #60]	; (800277c <MX_I2C1_Init+0x74>)
 800273e:	2200      	movs	r2, #0
 8002740:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002742:	480e      	ldr	r0, [pc, #56]	; (800277c <MX_I2C1_Init+0x74>)
 8002744:	f004 ffea 	bl	800771c <HAL_I2C_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800274e:	f000 fcd4 	bl	80030fa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002752:	2100      	movs	r1, #0
 8002754:	4809      	ldr	r0, [pc, #36]	; (800277c <MX_I2C1_Init+0x74>)
 8002756:	f005 f870 	bl	800783a <HAL_I2CEx_ConfigAnalogFilter>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002760:	f000 fccb 	bl	80030fa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002764:	2100      	movs	r1, #0
 8002766:	4805      	ldr	r0, [pc, #20]	; (800277c <MX_I2C1_Init+0x74>)
 8002768:	f005 f8b2 	bl	80078d0 <HAL_I2CEx_ConfigDigitalFilter>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002772:	f000 fcc2 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000648 	.word	0x20000648
 8002780:	40005400 	.word	0x40005400
 8002784:	30a0a7fb 	.word	0x30a0a7fb

08002788 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800278c:	4b1b      	ldr	r3, [pc, #108]	; (80027fc <MX_I2C2_Init+0x74>)
 800278e:	4a1c      	ldr	r2, [pc, #112]	; (8002800 <MX_I2C2_Init+0x78>)
 8002790:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A0A7FB;
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <MX_I2C2_Init+0x74>)
 8002794:	4a1b      	ldr	r2, [pc, #108]	; (8002804 <MX_I2C2_Init+0x7c>)
 8002796:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002798:	4b18      	ldr	r3, [pc, #96]	; (80027fc <MX_I2C2_Init+0x74>)
 800279a:	2200      	movs	r2, #0
 800279c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800279e:	4b17      	ldr	r3, [pc, #92]	; (80027fc <MX_I2C2_Init+0x74>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027a4:	4b15      	ldr	r3, [pc, #84]	; (80027fc <MX_I2C2_Init+0x74>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <MX_I2C2_Init+0x74>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027b0:	4b12      	ldr	r3, [pc, #72]	; (80027fc <MX_I2C2_Init+0x74>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <MX_I2C2_Init+0x74>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <MX_I2C2_Init+0x74>)
 80027be:	2200      	movs	r2, #0
 80027c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027c2:	480e      	ldr	r0, [pc, #56]	; (80027fc <MX_I2C2_Init+0x74>)
 80027c4:	f004 ffaa 	bl	800771c <HAL_I2C_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80027ce:	f000 fc94 	bl	80030fa <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027d2:	2100      	movs	r1, #0
 80027d4:	4809      	ldr	r0, [pc, #36]	; (80027fc <MX_I2C2_Init+0x74>)
 80027d6:	f005 f830 	bl	800783a <HAL_I2CEx_ConfigAnalogFilter>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80027e0:	f000 fc8b 	bl	80030fa <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80027e4:	2100      	movs	r1, #0
 80027e6:	4805      	ldr	r0, [pc, #20]	; (80027fc <MX_I2C2_Init+0x74>)
 80027e8:	f005 f872 	bl	80078d0 <HAL_I2CEx_ConfigDigitalFilter>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80027f2:	f000 fc82 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000694 	.word	0x20000694
 8002800:	40005800 	.word	0x40005800
 8002804:	30a0a7fb 	.word	0x30a0a7fb

08002808 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b0a2      	sub	sp, #136	; 0x88
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002820:	f107 0320 	add.w	r3, r7, #32
 8002824:	2254      	movs	r2, #84	; 0x54
 8002826:	2100      	movs	r1, #0
 8002828:	4618      	mov	r0, r3
 800282a:	f011 ff63 	bl	80146f4 <memset>
  if(i2cHandle->Instance==I2C1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a4f      	ldr	r2, [pc, #316]	; (8002970 <HAL_I2C_MspInit+0x168>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d158      	bne.n	80028ea <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002838:	2340      	movs	r3, #64	; 0x40
 800283a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800283c:	2300      	movs	r3, #0
 800283e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	4618      	mov	r0, r3
 8002846:	f007 fc6d 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002850:	f000 fc53 	bl	80030fa <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	4b47      	ldr	r3, [pc, #284]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002858:	4a46      	ldr	r2, [pc, #280]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002860:	4b44      	ldr	r3, [pc, #272]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
 800286a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800286c:	4b41      	ldr	r3, [pc, #260]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 800286e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002870:	4a40      	ldr	r2, [pc, #256]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002872:	f043 0302 	orr.w	r3, r3, #2
 8002876:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002878:	4b3e      	ldr	r3, [pc, #248]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 800287a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002884:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002888:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800288a:	2312      	movs	r3, #18
 800288c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	2300      	movs	r3, #0
 8002890:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002892:	2300      	movs	r3, #0
 8002894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002898:	2304      	movs	r3, #4
 800289a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80028a2:	4619      	mov	r1, r3
 80028a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a8:	f004 fdb6 	bl	8007418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028b0:	2312      	movs	r3, #18
 80028b2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028be:	2304      	movs	r3, #4
 80028c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80028c8:	4619      	mov	r1, r3
 80028ca:	482b      	ldr	r0, [pc, #172]	; (8002978 <HAL_I2C_MspInit+0x170>)
 80028cc:	f004 fda4 	bl	8007418 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028d0:	4b28      	ldr	r3, [pc, #160]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 80028d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d4:	4a27      	ldr	r2, [pc, #156]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 80028d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028da:	6593      	str	r3, [r2, #88]	; 0x58
 80028dc:	4b25      	ldr	r3, [pc, #148]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 80028de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80028e8:	e03e      	b.n	8002968 <HAL_I2C_MspInit+0x160>
  else if(i2cHandle->Instance==I2C2)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a23      	ldr	r2, [pc, #140]	; (800297c <HAL_I2C_MspInit+0x174>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d139      	bne.n	8002968 <HAL_I2C_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80028f4:	2380      	movs	r3, #128	; 0x80
 80028f6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80028f8:	2300      	movs	r3, #0
 80028fa:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028fc:	f107 0320 	add.w	r3, r7, #32
 8002900:	4618      	mov	r0, r3
 8002902:	f007 fc0f 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <HAL_I2C_MspInit+0x108>
      Error_Handler();
 800290c:	f000 fbf5 	bl	80030fa <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002910:	4b18      	ldr	r3, [pc, #96]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002914:	4a17      	ldr	r2, [pc, #92]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291c:	4b15      	ldr	r3, [pc, #84]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 800291e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002928:	f44f 7340 	mov.w	r3, #768	; 0x300
 800292c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800292e:	2312      	movs	r3, #18
 8002930:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002932:	2301      	movs	r3, #1
 8002934:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002936:	2300      	movs	r3, #0
 8002938:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800293c:	2304      	movs	r3, #4
 800293e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002942:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002946:	4619      	mov	r1, r3
 8002948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800294c:	f004 fd64 	bl	8007418 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002954:	4a07      	ldr	r2, [pc, #28]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 8002956:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800295a:	6593      	str	r3, [r2, #88]	; 0x58
 800295c:	4b05      	ldr	r3, [pc, #20]	; (8002974 <HAL_I2C_MspInit+0x16c>)
 800295e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002960:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	68fb      	ldr	r3, [r7, #12]
}
 8002968:	bf00      	nop
 800296a:	3788      	adds	r7, #136	; 0x88
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40005400 	.word	0x40005400
 8002974:	40021000 	.word	0x40021000
 8002978:	48000400 	.word	0x48000400
 800297c:	40005800 	.word	0x40005800

08002980 <joystick_init>:
 *      Author: marko
 */
#include "joystick.h"

void joystick_init(joystick_t *joystick)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
	joystick->raw_min.x = 780;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f44f 7243 	mov.w	r2, #780	; 0x30c
 800298e:	601a      	str	r2, [r3, #0]
	joystick->raw_max.x = 3330;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f640 5202 	movw	r2, #3330	; 0xd02
 8002996:	609a      	str	r2, [r3, #8]
	joystick->raw_min.y = 780;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f44f 7243 	mov.w	r2, #780	; 0x30c
 800299e:	605a      	str	r2, [r3, #4]
	joystick->raw_max.y = 3330;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f640 5202 	movw	r2, #3330	; 0xd02
 80029a6:	60da      	str	r2, [r3, #12]
	joystick->out_max.x = 90;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	225a      	movs	r2, #90	; 0x5a
 80029ac:	611a      	str	r2, [r3, #16]
	joystick->out_max.y = 90;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	225a      	movs	r2, #90	; 0x5a
 80029b2:	615a      	str	r2, [r3, #20]


	joystick->x_k = (float) joystick->out_max.x / (joystick->raw_max.x - joystick->raw_min.x);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	ee07 3a90 	vmov	s15, r3
 80029bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	ee07 3a90 	vmov	s15, r3
 80029ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	edc3 7a06 	vstr	s15, [r3, #24]
	joystick->y_k = (float) joystick->out_max.y / (joystick->raw_max.y - joystick->raw_min.y);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	ee07 3a90 	vmov	s15, r3
 80029e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	ee07 3a90 	vmov	s15, r3
 80029f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	edc3 7a07 	vstr	s15, [r3, #28]
	joystick->n.x = (joystick->raw_max.x+joystick->raw_min.x)/2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	0fda      	lsrs	r2, r3, #31
 8002a10:	4413      	add	r3, r2
 8002a12:	105b      	asrs	r3, r3, #1
 8002a14:	461a      	mov	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	621a      	str	r2, [r3, #32]
	joystick->n.y = (joystick->raw_max.y+joystick->raw_min.y)/2;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	0fda      	lsrs	r2, r3, #31
 8002a26:	4413      	add	r3, r2
 8002a28:	105b      	asrs	r3, r3, #1
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	625a      	str	r2, [r3, #36]	; 0x24

}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <joystick_get>:

void joystick_get(coord_t *raw, coord_t *out, joystick_t *joystick)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
	out->x = joystick->x_k*(raw->x-joystick->n.x);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	ed93 7a06 	vldr	s14, [r3, #24]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a68:	ee17 2a90 	vmov	r2, s15
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	601a      	str	r2, [r3, #0]
	out->y = -joystick->y_k*(raw->y-joystick->n.y);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a76:	eeb1 7a67 	vneg.f32	s14, s15
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	ee07 3a90 	vmov	s15, r3
 8002a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a94:	ee17 2a90 	vmov	r2, s15
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	605a      	str	r2, [r3, #4]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <UserPixelSetFunction>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	68b9      	ldr	r1, [r7, #8]
 8002ab8:	2301      	movs	r3, #1
 8002aba:	2201      	movs	r2, #1
 8002abc:	f00e f8d0 	bl	8010c60 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8002ac0:	1d3b      	adds	r3, r7, #4
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f00e f852 	bl	8010b6e <ILI9341_SendData>
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <_HW_FillFrame_>:

UG_RESULT _HW_FillFrame_(UG_S16 x, UG_S16 y, UG_S16 w, UG_S16 h, UG_COLOR c)
{
 8002ad2:	b590      	push	{r4, r7, lr}
 8002ad4:	b087      	sub	sp, #28
 8002ad6:	af02      	add	r7, sp, #8
 8002ad8:	60f8      	str	r0, [r7, #12]
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
 8002ade:	603b      	str	r3, [r7, #0]
	LCD_FillRect(x, y, w, h, c);
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	683c      	ldr	r4, [r7, #0]
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	4623      	mov	r3, r4
 8002af0:	f00d ff9e 	bl	8010a30 <LCD_FillRect>

	return UG_RESULT_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd90      	pop	{r4, r7, pc}
	...

08002b00 <DrawStartScreen>:

UG_GUI gui;

void DrawStartScreen()
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 8002b06:	2000      	movs	r0, #0
 8002b08:	f00e fa5e 	bl	8010fc8 <UG_FillScreen>

	uint16_t pozicija_y=135, pozicija_x=150;
 8002b0c:	2387      	movs	r3, #135	; 0x87
 8002b0e:	80fb      	strh	r3, [r7, #6]
 8002b10:	2396      	movs	r3, #150	; 0x96
 8002b12:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 8002b14:	482a      	ldr	r0, [pc, #168]	; (8002bc0 <DrawStartScreen+0xc0>)
 8002b16:	f00e fa3f 	bl	8010f98 <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 8002b1a:	f64e 401d 	movw	r0, #60445	; 0xec1d
 8002b1e:	f00e fd29 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 8002b22:	88bb      	ldrh	r3, [r7, #4]
 8002b24:	3b5a      	subs	r3, #90	; 0x5a
 8002b26:	88f9      	ldrh	r1, [r7, #6]
 8002b28:	4a26      	ldr	r2, [pc, #152]	; (8002bc4 <DrawStartScreen+0xc4>)
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f00e fc98 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_BLUE);
 8002b30:	201f      	movs	r0, #31
 8002b32:	f00e fd1f 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 8002b36:	88bb      	ldrh	r3, [r7, #4]
 8002b38:	3b3c      	subs	r3, #60	; 0x3c
 8002b3a:	88f9      	ldrh	r1, [r7, #6]
 8002b3c:	4a22      	ldr	r2, [pc, #136]	; (8002bc8 <DrawStartScreen+0xc8>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f00e fc8e 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_CYAN);
 8002b44:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8002b48:	f00e fd14 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 8002b4c:	88bb      	ldrh	r3, [r7, #4]
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	88f9      	ldrh	r1, [r7, #6]
 8002b52:	4a1e      	ldr	r2, [pc, #120]	; (8002bcc <DrawStartScreen+0xcc>)
 8002b54:	4618      	mov	r0, r3
 8002b56:	f00e fc83 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_GREEN);
 8002b5a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8002b5e:	f00e fd09 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 8002b62:	88bb      	ldrh	r3, [r7, #4]
 8002b64:	88f9      	ldrh	r1, [r7, #6]
 8002b66:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <DrawStartScreen+0xd0>)
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f00e fc79 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_YELLOW);
 8002b6e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002b72:	f00e fcff 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"o");
 8002b76:	88bb      	ldrh	r3, [r7, #4]
 8002b78:	331e      	adds	r3, #30
 8002b7a:	88f9      	ldrh	r1, [r7, #6]
 8002b7c:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <DrawStartScreen+0xd4>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f00e fc6e 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_RED);
 8002b84:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8002b88:	f00e fcf4 	bl	8011574 <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 8002b8c:	88bb      	ldrh	r3, [r7, #4]
 8002b8e:	3346      	adds	r3, #70	; 0x46
 8002b90:	88f9      	ldrh	r1, [r7, #6]
 8002b92:	4a11      	ldr	r2, [pc, #68]	; (8002bd8 <DrawStartScreen+0xd8>)
 8002b94:	4618      	mov	r0, r3
 8002b96:	f00e fc63 	bl	8011460 <UG_PutString>
	UG_SetForecolor(C_WHITE);
 8002b9a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002b9e:	f00e fce9 	bl	8011574 <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 8002ba2:	480e      	ldr	r0, [pc, #56]	; (8002bdc <DrawStartScreen+0xdc>)
 8002ba4:	f00e f9f8 	bl	8010f98 <UG_FontSelect>
	UG_PutString(5,pozicija_y+50,"To mi deli, Borut!");
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	3332      	adds	r3, #50	; 0x32
 8002bac:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <DrawStartScreen+0xe0>)
 8002bae:	4619      	mov	r1, r3
 8002bb0:	2005      	movs	r0, #5
 8002bb2:	f00e fc55 	bl	8011460 <UG_PutString>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	0802a6e0 	.word	0x0802a6e0
 8002bc4:	08019170 	.word	0x08019170
 8002bc8:	08019174 	.word	0x08019174
 8002bcc:	08019178 	.word	0x08019178
 8002bd0:	0801917c 	.word	0x0801917c
 8002bd4:	08019180 	.word	0x08019180
 8002bd8:	08019184 	.word	0x08019184
 8002bdc:	0802a6c4 	.word	0x0802a6c4
 8002be0:	08019188 	.word	0x08019188
 8002be4:	00000000 	.word	0x00000000

08002be8 <DrawColors>:

float DrawColors(float intensity)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b091      	sub	sp, #68	; 0x44
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	ed87 0a01 	vstr	s0, [r7, #4]
	HSV_t HSV;
	RGB_t RGB;

	uint16_t *array;
	uint16_t counter;
	array = (uint16_t *) malloc(180*100);
 8002bf2:	f244 6050 	movw	r0, #18000	; 0x4650
 8002bf6:	f011 fd6d 	bl	80146d4 <malloc>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	633b      	str	r3, [r7, #48]	; 0x30
	counter = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	87fb      	strh	r3, [r7, #62]	; 0x3e
	HSV.V=intensity;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	61fb      	str	r3, [r7, #28]

	ILI9341_SetDisplayWindow(0, 0, 180, 100);
 8002c06:	2364      	movs	r3, #100	; 0x64
 8002c08:	22b4      	movs	r2, #180	; 0xb4
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	2000      	movs	r0, #0
 8002c0e:	f00e f827 	bl	8010c60 <ILI9341_SetDisplayWindow>

	for (int j=0; j<100;j++) //vrstice
 8002c12:	2300      	movs	r3, #0
 8002c14:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c16:	e032      	b.n	8002c7e <DrawColors+0x96>
	{
		HSV.S=j;
 8002c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c1a:	ee07 3a90 	vmov	s15, r3
 8002c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c22:	edc7 7a06 	vstr	s15, [r7, #24]
		for (int i=0; i<180;i++) //stolpci
 8002c26:	2300      	movs	r3, #0
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
 8002c2a:	e022      	b.n	8002c72 <DrawColors+0x8a>
		{
			HSV.H=360-2*i;
 8002c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c2e:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	ee07 3a90 	vmov	s15, r3
 8002c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c3c:	edc7 7a05 	vstr	s15, [r7, #20]
			HSVtoRGB(&HSV, &RGB);
 8002c40:	f107 020c 	add.w	r2, r7, #12
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	4611      	mov	r1, r2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe f9fc 	bl	8001048 <HSVtoRGB>
			array[counter]=RGB888_to_RGB565(&RGB);
 8002c50:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c56:	18d4      	adds	r4, r2, r3
 8002c58:	f107 030c 	add.w	r3, r7, #12
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7fe fae5 	bl	800122c <RGB888_to_RGB565>
 8002c62:	4603      	mov	r3, r0
 8002c64:	8023      	strh	r3, [r4, #0]
			counter++;
 8002c66:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002c68:	3301      	adds	r3, #1
 8002c6a:	87fb      	strh	r3, [r7, #62]	; 0x3e
		for (int i=0; i<180;i++) //stolpci
 8002c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6e:	3301      	adds	r3, #1
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
 8002c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c74:	2bb3      	cmp	r3, #179	; 0xb3
 8002c76:	ddd9      	ble.n	8002c2c <DrawColors+0x44>
	for (int j=0; j<100;j++) //vrstice
 8002c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c80:	2b63      	cmp	r3, #99	; 0x63
 8002c82:	ddc9      	ble.n	8002c18 <DrawColors+0x30>
	  }
	}


	time1 = HAL_GetTick();
 8002c84:	f002 f84a 	bl	8004d1c <HAL_GetTick>
 8002c88:	62f8      	str	r0, [r7, #44]	; 0x2c
	for (counter = 0; counter<100*180; counter+=100)
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8002c8e:	e019      	b.n	8002cc4 <DrawColors+0xdc>
	{
		Data = array[counter];
 8002c90:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c96:	4413      	add	r3, r2
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	847b      	strh	r3, [r7, #34]	; 0x22
		array[counter]=0;
 8002c9c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ca2:	4413      	add	r3, r2
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	801a      	strh	r2, [r3, #0]
		ILI9341_SendData(array, 100*180);
 8002ca8:	f244 6150 	movw	r1, #18000	; 0x4650
 8002cac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cae:	f00d ff5e 	bl	8010b6e <ILI9341_SendData>
		array[counter] = Data;
 8002cb2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cb8:	4413      	add	r3, r2
 8002cba:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002cbc:	801a      	strh	r2, [r3, #0]
	for (counter = 0; counter<100*180; counter+=100)
 8002cbe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002cc0:	3364      	adds	r3, #100	; 0x64
 8002cc2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8002cc4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8002cc6:	f244 624f 	movw	r2, #17999	; 0x464f
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d9e0      	bls.n	8002c90 <DrawColors+0xa8>
	}
	time2=HAL_GetTick()-time1;
 8002cce:	f002 f825 	bl	8004d1c <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	62bb      	str	r3, [r7, #40]	; 0x28

	framerate = 180*1000.0/time2;
 8002cda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cdc:	f7fd fc3a 	bl	8000554 <__aeabi_ui2d>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	a10c      	add	r1, pc, #48	; (adr r1, 8002d18 <DrawColors+0x130>)
 8002ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cea:	f7fd fdd7 	bl	800089c <__aeabi_ddiv>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	f7fd ff9f 	bl	8000c38 <__aeabi_d2f>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24
	free(array);
 8002cfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d00:	f011 fcf0 	bl	80146e4 <free>
	return framerate;
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	ee07 3a90 	vmov	s15, r3
}
 8002d0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d0e:	3744      	adds	r7, #68	; 0x44
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd90      	pop	{r4, r7, pc}
 8002d14:	f3af 8000 	nop.w
 8002d18:	00000000 	.word	0x00000000
 8002d1c:	4105f900 	.word	0x4105f900

08002d20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d20:	b590      	push	{r4, r7, lr}
 8002d22:	b0b1      	sub	sp, #196	; 0xc4
 8002d24:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	coord_t joystick_raw, joystick_out;
	joystick_t joystick;
	uint8_t MSG[100]={0};
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	f107 0314 	add.w	r3, r7, #20
 8002d2e:	2260      	movs	r2, #96	; 0x60
 8002d30:	2100      	movs	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f011 fcde 	bl	80146f4 <memset>
	uint16_t touch_x = 0, touch_y = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d44:	f001 ff85 	bl	8004c52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d48:	f000 f98c 	bl	8003064 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d4c:	f7ff fad8 	bl	8002300 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002d50:	f7fe fa96 	bl	8001280 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002d54:	f7fe fb0c 	bl	8001370 <MX_ADC2_Init>
  MX_FMC_Init();
 8002d58:	f7ff f894 	bl	8001e84 <MX_FMC_Init>
  MX_I2C2_Init();
 8002d5c:	f7ff fd14 	bl	8002788 <MX_I2C2_Init>
  MX_UART4_Init();
 8002d60:	f001 fbe4 	bl	800452c <MX_UART4_Init>
  MX_UART5_Init();
 8002d64:	f001 fc2e 	bl	80045c4 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8002d68:	f001 fc78 	bl	800465c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002d6c:	f001 fd62 	bl	8004834 <MX_USART2_UART_Init>
  MX_QUADSPI1_Init();
 8002d70:	f000 f9c8 	bl	8003104 <MX_QUADSPI1_Init>
  MX_SPI1_Init();
 8002d74:	f000 fa88 	bl	8003288 <MX_SPI1_Init>
  MX_TIM5_Init();
 8002d78:	f000 fd92 	bl	80038a0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002d7c:	f000 fe5e 	bl	8003a3c <MX_TIM8_Init>
  MX_TIM20_Init();
 8002d80:	f000 ffde 	bl	8003d40 <MX_TIM20_Init>
  MX_ADC3_Init();
 8002d84:	f7fe fb5a 	bl	800143c <MX_ADC3_Init>
  MX_DAC1_Init();
 8002d88:	f7fe fe26 	bl	80019d8 <MX_DAC1_Init>
  MX_DAC2_Init();
 8002d8c:	f7fe fe5e 	bl	8001a4c <MX_DAC2_Init>
  MX_FDCAN2_Init();
 8002d90:	f7fe ffd6 	bl	8001d40 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8002d94:	f7ff fcb8 	bl	8002708 <MX_I2C1_Init>
  MX_TIM15_Init();
 8002d98:	f000 ff2e 	bl	8003bf8 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002d9c:	f001 fd96 	bl	80048cc <MX_USART3_UART_Init>
  MX_ADC4_Init();
 8002da0:	f7fe fbc4 	bl	800152c <MX_ADC4_Init>
  MX_USB_Device_Init();
 8002da4:	f010 fede 	bl	8013b64 <MX_USB_Device_Init>
  MX_DMA_Init();
 8002da8:	f7fe ff88 	bl	8001cbc <MX_DMA_Init>
  MX_CRC_Init();
 8002dac:	f7fe fdd2 	bl	8001954 <MX_CRC_Init>
  MX_TIM6_Init();
 8002db0:	f000 fe0a 	bl	80039c8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  LED_init();
 8002db4:	f010 fb54 	bl	8013460 <LED_init>
  KBD_init();
 8002db8:	f010 fde4 	bl	8013984 <KBD_init>
  SCI_init();
 8002dbc:	f010 fc96 	bl	80136ec <SCI_init>
  joystick_init(&joystick);
 8002dc0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fddb 	bl	8002980 <joystick_init>

  for (uint8_t i=0;i<3;i++)
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8002dd0:	e010      	b.n	8002df4 <main+0xd4>
  {
	  HAL_Delay(250);
 8002dd2:	20fa      	movs	r0, #250	; 0xfa
 8002dd4:	f001 ffae 	bl	8004d34 <HAL_Delay>
	  LEDs_on(0xFF);
 8002dd8:	20ff      	movs	r0, #255	; 0xff
 8002dda:	f010 fbab 	bl	8013534 <LEDs_on>
	  HAL_Delay(250);
 8002dde:	20fa      	movs	r0, #250	; 0xfa
 8002de0:	f001 ffa8 	bl	8004d34 <HAL_Delay>
	  LEDs_off(0xFF);
 8002de4:	20ff      	movs	r0, #255	; 0xff
 8002de6:	f010 fbd3 	bl	8013590 <LEDs_off>
  for (uint8_t i=0;i<3;i++)
 8002dea:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8002dee:	3301      	adds	r3, #1
 8002df0:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8002df4:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d9ea      	bls.n	8002dd2 <main+0xb2>
  }

  LCD_Init();
 8002dfc:	f00d fe43 	bl	8010a86 <LCD_Init>
  UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8002e00:	2000      	movs	r0, #0
 8002e02:	f00e f819 	bl	8010e38 <ILI9341_GetParam>
 8002e06:	4603      	mov	r3, r0
 8002e08:	461c      	mov	r4, r3
 8002e0a:	2001      	movs	r0, #1
 8002e0c:	f00e f814 	bl	8010e38 <ILI9341_GetParam>
 8002e10:	4603      	mov	r3, r0
 8002e12:	4622      	mov	r2, r4
 8002e14:	498a      	ldr	r1, [pc, #552]	; (8003040 <main+0x320>)
 8002e16:	488b      	ldr	r0, [pc, #556]	; (8003044 <main+0x324>)
 8002e18:	f00e f83e 	bl	8010e98 <UG_Init>
  UG_FontSelect(&FONT_8X12);
 8002e1c:	488a      	ldr	r0, [pc, #552]	; (8003048 <main+0x328>)
 8002e1e:	f00e f8bb 	bl	8010f98 <UG_FontSelect>
  UG_SetForecolor(C_WHITE);
 8002e22:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e26:	f00e fba5 	bl	8011574 <UG_SetForecolor>
  UG_SetBackcolor(C_BLACK);
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f00e fbb2 	bl	8011594 <UG_SetBackcolor>
  UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 8002e30:	4986      	ldr	r1, [pc, #536]	; (800304c <main+0x32c>)
 8002e32:	2001      	movs	r0, #1
 8002e34:	f00e fe62 	bl	8011afc <UG_DriverRegister>
  UG_DriverEnable(DRIVER_FILL_FRAME);
 8002e38:	2001      	movs	r0, #1
 8002e3a:	f00e fe81 	bl	8011b40 <UG_DriverEnable>

  DrawStartScreen();
 8002e3e:	f7ff fe5f 	bl	8002b00 <DrawStartScreen>
  framerate = DrawColors(80);
 8002e42:	ed9f 0a83 	vldr	s0, [pc, #524]	; 8003050 <main+0x330>
 8002e46:	f7ff fecf 	bl	8002be8 <DrawColors>
 8002e4a:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac

  UG_SetForecolor(C_WHITE);
 8002e4e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e52:	f00e fb8f 	bl	8011574 <UG_SetForecolor>
  UG_FontSelect(&FONT_16X26);
 8002e56:	487f      	ldr	r0, [pc, #508]	; (8003054 <main+0x334>)
 8002e58:	f00e f89e 	bl	8010f98 <UG_FontSelect>
  sprintf(str,"%.0f fps",framerate);
 8002e5c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8002e60:	f7fd fb9a 	bl	8000598 <__aeabi_f2d>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	1d38      	adds	r0, r7, #4
 8002e6a:	497b      	ldr	r1, [pc, #492]	; (8003058 <main+0x338>)
 8002e6c:	f012 fc80 	bl	8015770 <siprintf>
  UG_PutString(5,105,str);
 8002e70:	1d3b      	adds	r3, r7, #4
 8002e72:	461a      	mov	r2, r3
 8002e74:	2169      	movs	r1, #105	; 0x69
 8002e76:	2005      	movs	r0, #5
 8002e78:	f00e faf2 	bl	8011460 <UG_PutString>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  LED_set(LED0, !KBD_get_button_state(BTN_OK));
 8002e7c:	2000      	movs	r0, #0
 8002e7e:	f010 fe55 	bl	8013b2c <KBD_get_button_state>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	bf0c      	ite	eq
 8002e88:	2301      	moveq	r3, #1
 8002e8a:	2300      	movne	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	4619      	mov	r1, r3
 8002e90:	2000      	movs	r0, #0
 8002e92:	f010 fb23 	bl	80134dc <LED_set>
	  LED_set(LED1, !KBD_get_button_state(BTN_DOWN));
 8002e96:	2003      	movs	r0, #3
 8002e98:	f010 fe48 	bl	8013b2c <KBD_get_button_state>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	bf0c      	ite	eq
 8002ea2:	2301      	moveq	r3, #1
 8002ea4:	2300      	movne	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	2001      	movs	r0, #1
 8002eac:	f010 fb16 	bl	80134dc <LED_set>
	  LED_set(LED2, !KBD_get_button_state(BTN_RIGHT));
 8002eb0:	2004      	movs	r0, #4
 8002eb2:	f010 fe3b 	bl	8013b2c <KBD_get_button_state>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	2002      	movs	r0, #2
 8002ec6:	f010 fb09 	bl	80134dc <LED_set>
	  LED_set(LED3, !KBD_get_button_state(BTN_UP));
 8002eca:	2002      	movs	r0, #2
 8002ecc:	f010 fe2e 	bl	8013b2c <KBD_get_button_state>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	bf0c      	ite	eq
 8002ed6:	2301      	moveq	r3, #1
 8002ed8:	2300      	movne	r3, #0
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	4619      	mov	r1, r3
 8002ede:	2003      	movs	r0, #3
 8002ee0:	f010 fafc 	bl	80134dc <LED_set>
	  LED_set(LED4, !KBD_get_button_state(BTN_LEFT));
 8002ee4:	2005      	movs	r0, #5
 8002ee6:	f010 fe21 	bl	8013b2c <KBD_get_button_state>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	bf0c      	ite	eq
 8002ef0:	2301      	moveq	r3, #1
 8002ef2:	2300      	movne	r3, #0
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	2004      	movs	r0, #4
 8002efa:	f010 faef 	bl	80134dc <LED_set>
	  LED_set(LED6, !KBD_get_button_state(BTN_ESC));
 8002efe:	2001      	movs	r0, #1
 8002f00:	f010 fe14 	bl	8013b2c <KBD_get_button_state>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	bf0c      	ite	eq
 8002f0a:	2301      	moveq	r3, #1
 8002f0c:	2300      	movne	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	4619      	mov	r1, r3
 8002f12:	2006      	movs	r0, #6
 8002f14:	f010 fae2 	bl	80134dc <LED_set>
	  LED_set(LED7, !KBD_get_button_state(BTN_JOY));
 8002f18:	2006      	movs	r0, #6
 8002f1a:	f010 fe07 	bl	8013b2c <KBD_get_button_state>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	2007      	movs	r0, #7
 8002f2e:	f010 fad5 	bl	80134dc <LED_set>

	 HAL_ADC_Start(&hadc4);
 8002f32:	484a      	ldr	r0, [pc, #296]	; (800305c <main+0x33c>)
 8002f34:	f002 fb60 	bl	80055f8 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc4,10);// Waiting for ADC conversion
 8002f38:	210a      	movs	r1, #10
 8002f3a:	4848      	ldr	r0, [pc, #288]	; (800305c <main+0x33c>)
 8002f3c:	f002 fc74 	bl	8005828 <HAL_ADC_PollForConversion>
	 joystick_raw.x=HAL_ADC_GetValue(&hadc4);
 8002f40:	4846      	ldr	r0, [pc, #280]	; (800305c <main+0x33c>)
 8002f42:	f002 fd77 	bl	8005a34 <HAL_ADC_GetValue>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	 HAL_ADC_Start(&hadc4);
 8002f4c:	4843      	ldr	r0, [pc, #268]	; (800305c <main+0x33c>)
 8002f4e:	f002 fb53 	bl	80055f8 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc4,10);// Waiting for ADC conversion
 8002f52:	210a      	movs	r1, #10
 8002f54:	4841      	ldr	r0, [pc, #260]	; (800305c <main+0x33c>)
 8002f56:	f002 fc67 	bl	8005828 <HAL_ADC_PollForConversion>
	 joystick_raw.y=HAL_ADC_GetValue(&hadc4);
 8002f5a:	4840      	ldr	r0, [pc, #256]	; (800305c <main+0x33c>)
 8002f5c:	f002 fd6a 	bl	8005a34 <HAL_ADC_GetValue>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	 HAL_ADC_Stop(&hadc4);
 8002f66:	483d      	ldr	r0, [pc, #244]	; (800305c <main+0x33c>)
 8002f68:	f002 fc2a 	bl	80057c0 <HAL_ADC_Stop>

	 joystick_get(&joystick_raw, &joystick_out, &joystick);
 8002f6c:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8002f70:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8002f74:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff fd5f 	bl	8002a3c <joystick_get>
	 UG_DrawCircle(joystick_out.x+250, joystick_out.y+50,5, C_YELLOW);
 8002f7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f82:	f103 00fa 	add.w	r0, r3, #250	; 0xfa
 8002f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f8a:	f103 0132 	add.w	r1, r3, #50	; 0x32
 8002f8e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f92:	2205      	movs	r2, #5
 8002f94:	f00e f886 	bl	80110a4 <UG_DrawCircle>


	if(XPT2046_TouchPressed())
 8002f98:	f00d fc60 	bl	801085c <XPT2046_TouchPressed>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d021      	beq.n	8002fe6 <main+0x2c6>
	{
		uint16_t x = 0, y = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	807b      	strh	r3, [r7, #2]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	803b      	strh	r3, [r7, #0]

		if(XPT2046_TouchGetCoordinates(&x, &y, 0))
 8002faa:	4639      	mov	r1, r7
 8002fac:	1cbb      	adds	r3, r7, #2
 8002fae:	2200      	movs	r2, #0
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f00d fc65 	bl	8010880 <XPT2046_TouchGetCoordinates>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d014      	beq.n	8002fe6 <main+0x2c6>
		{
			touch_x = x;
 8002fbc:	887b      	ldrh	r3, [r7, #2]
 8002fbe:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
			touch_y = y;
 8002fc2:	883b      	ldrh	r3, [r7, #0]
 8002fc4:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
			UG_FillCircle(x, y,2, C_GREEN);
 8002fc8:	887b      	ldrh	r3, [r7, #2]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	883b      	ldrh	r3, [r7, #0]
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	f00e f907 	bl	80111e8 <UG_FillCircle>
			UG_FillCircle(250, 50, 49, C_BLACK);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	2231      	movs	r2, #49	; 0x31
 8002fde:	2132      	movs	r1, #50	; 0x32
 8002fe0:	20fa      	movs	r0, #250	; 0xfa
 8002fe2:	f00e f901 	bl	80111e8 <UG_FillCircle>
		}
	}

	 sprintf(MSG, "Joystick X:%05d, Y:%05d, Touch: X:%05d, Y:%05d    \r",joystick_out.x,joystick_out.y, touch_x, touch_y);
 8002fe6:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002fea:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8002fee:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002ff2:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	; 0xb4
 8002ff6:	f107 0010 	add.w	r0, r7, #16
 8002ffa:	9201      	str	r2, [sp, #4]
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	4623      	mov	r3, r4
 8003000:	460a      	mov	r2, r1
 8003002:	4917      	ldr	r1, [pc, #92]	; (8003060 <main+0x340>)
 8003004:	f012 fbb4 	bl	8015770 <siprintf>
	 SCI_send_string(MSG);
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	4618      	mov	r0, r3
 800300e:	f010 fbd3 	bl	80137b8 <SCI_send_string>
	 CDC_Transmit_FS(MSG, strlen(MSG));
 8003012:	f107 0310 	add.w	r3, r7, #16
 8003016:	4618      	mov	r0, r3
 8003018:	f7fd f902 	bl	8000220 <strlen>
 800301c:	4602      	mov	r2, r0
 800301e:	f107 0310 	add.w	r3, r7, #16
 8003022:	4611      	mov	r1, r2
 8003024:	4618      	mov	r0, r3
 8003026:	f010 fe5b 	bl	8013ce0 <CDC_Transmit_FS>
	 UG_DrawCircle(250, 50, 50, C_RED);
 800302a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800302e:	2232      	movs	r2, #50	; 0x32
 8003030:	2132      	movs	r1, #50	; 0x32
 8003032:	20fa      	movs	r0, #250	; 0xfa
 8003034:	f00e f836 	bl	80110a4 <UG_DrawCircle>

	 HAL_Delay(20);
 8003038:	2014      	movs	r0, #20
 800303a:	f001 fe7b 	bl	8004d34 <HAL_Delay>
  {
 800303e:	e71d      	b.n	8002e7c <main+0x15c>
 8003040:	08002aa9 	.word	0x08002aa9
 8003044:	200006e0 	.word	0x200006e0
 8003048:	0802a6a8 	.word	0x0802a6a8
 800304c:	08002ad3 	.word	0x08002ad3
 8003050:	42a00000 	.word	0x42a00000
 8003054:	0802a6c4 	.word	0x0802a6c4
 8003058:	0801919c 	.word	0x0801919c
 800305c:	200004c8 	.word	0x200004c8
 8003060:	080191a8 	.word	0x080191a8

08003064 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b094      	sub	sp, #80	; 0x50
 8003068:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800306a:	f107 0318 	add.w	r3, r7, #24
 800306e:	2238      	movs	r2, #56	; 0x38
 8003070:	2100      	movs	r1, #0
 8003072:	4618      	mov	r0, r3
 8003074:	f011 fb3e 	bl	80146f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003078:	1d3b      	adds	r3, r7, #4
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003086:	2000      	movs	r0, #0
 8003088:	f006 f9a2 	bl	80093d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800308c:	2321      	movs	r3, #33	; 0x21
 800308e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003090:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003094:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003096:	2301      	movs	r3, #1
 8003098:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800309a:	2302      	movs	r3, #2
 800309c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800309e:	2303      	movs	r3, #3
 80030a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80030a2:	2302      	movs	r3, #2
 80030a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80030a6:	2355      	movs	r3, #85	; 0x55
 80030a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030aa:	2302      	movs	r3, #2
 80030ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80030ae:	2306      	movs	r3, #6
 80030b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80030b2:	2302      	movs	r3, #2
 80030b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030b6:	f107 0318 	add.w	r3, r7, #24
 80030ba:	4618      	mov	r0, r3
 80030bc:	f006 fafe 	bl	80096bc <HAL_RCC_OscConfig>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80030c6:	f000 f818 	bl	80030fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030ca:	230f      	movs	r3, #15
 80030cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030ce:	2303      	movs	r3, #3
 80030d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030d2:	2300      	movs	r3, #0
 80030d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030d6:	2300      	movs	r3, #0
 80030d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80030de:	1d3b      	adds	r3, r7, #4
 80030e0:	2104      	movs	r1, #4
 80030e2:	4618      	mov	r0, r3
 80030e4:	f006 fe02 	bl	8009cec <HAL_RCC_ClockConfig>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80030ee:	f000 f804 	bl	80030fa <Error_Handler>
  }
}
 80030f2:	bf00      	nop
 80030f4:	3750      	adds	r7, #80	; 0x50
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80030fe:	b672      	cpsid	i
}
 8003100:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003102:	e7fe      	b.n	8003102 <Error_Handler+0x8>

08003104 <MX_QUADSPI1_Init>:

QSPI_HandleTypeDef hqspi1;

/* QUADSPI1 init function */
void MX_QUADSPI1_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI1_Init 0 */

  /* USER CODE BEGIN QUADSPI1_Init 1 */

  /* USER CODE END QUADSPI1_Init 1 */
  hqspi1.Instance = QUADSPI;
 8003108:	4b12      	ldr	r3, [pc, #72]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 800310a:	4a13      	ldr	r2, [pc, #76]	; (8003158 <MX_QUADSPI1_Init+0x54>)
 800310c:	601a      	str	r2, [r3, #0]
  hqspi1.Init.ClockPrescaler = 255;
 800310e:	4b11      	ldr	r3, [pc, #68]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003110:	22ff      	movs	r2, #255	; 0xff
 8003112:	605a      	str	r2, [r3, #4]
  hqspi1.Init.FifoThreshold = 1;
 8003114:	4b0f      	ldr	r3, [pc, #60]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003116:	2201      	movs	r2, #1
 8003118:	609a      	str	r2, [r3, #8]
  hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800311a:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 800311c:	2200      	movs	r2, #0
 800311e:	60da      	str	r2, [r3, #12]
  hqspi1.Init.FlashSize = 1;
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003122:	2201      	movs	r2, #1
 8003124:	611a      	str	r2, [r3, #16]
  hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003126:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003128:	2200      	movs	r2, #0
 800312a:	615a      	str	r2, [r3, #20]
  hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 800312e:	2200      	movs	r2, #0
 8003130:	619a      	str	r2, [r3, #24]
  hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
 8003132:	4b08      	ldr	r3, [pc, #32]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003134:	2200      	movs	r2, #0
 8003136:	61da      	str	r2, [r3, #28]
  hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8003138:	4b06      	ldr	r3, [pc, #24]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 800313a:	2200      	movs	r2, #0
 800313c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
 800313e:	4805      	ldr	r0, [pc, #20]	; (8003154 <MX_QUADSPI1_Init+0x50>)
 8003140:	f006 f9fa 	bl	8009538 <HAL_QSPI_Init>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <MX_QUADSPI1_Init+0x4a>
  {
    Error_Handler();
 800314a:	f7ff ffd6 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI1_Init 2 */

  /* USER CODE END QUADSPI1_Init 2 */

}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	2000076c 	.word	0x2000076c
 8003158:	a0001000 	.word	0xa0001000

0800315c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b0a0      	sub	sp, #128	; 0x80
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003164:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003168:	2200      	movs	r2, #0
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	605a      	str	r2, [r3, #4]
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	60da      	str	r2, [r3, #12]
 8003172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003174:	f107 0318 	add.w	r3, r7, #24
 8003178:	2254      	movs	r2, #84	; 0x54
 800317a:	2100      	movs	r1, #0
 800317c:	4618      	mov	r0, r3
 800317e:	f011 fab9 	bl	80146f4 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a3c      	ldr	r2, [pc, #240]	; (8003278 <HAL_QSPI_MspInit+0x11c>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d170      	bne.n	800326e <HAL_QSPI_MspInit+0x112>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800318c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003190:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.QspiClockSelection = RCC_QSPICLKSOURCE_SYSCLK;
 8003192:	2300      	movs	r3, #0
 8003194:	667b      	str	r3, [r7, #100]	; 0x64

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003196:	f107 0318 	add.w	r3, r7, #24
 800319a:	4618      	mov	r0, r3
 800319c:	f006 ffc2 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <HAL_QSPI_MspInit+0x4e>
    {
      Error_Handler();
 80031a6:	f7ff ffa8 	bl	80030fa <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80031aa:	4b34      	ldr	r3, [pc, #208]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ae:	4a33      	ldr	r2, [pc, #204]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031b4:	6513      	str	r3, [r2, #80]	; 0x50
 80031b6:	4b31      	ldr	r3, [pc, #196]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031c2:	4b2e      	ldr	r3, [pc, #184]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	4a2d      	ldr	r2, [pc, #180]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031ce:	4b2b      	ldr	r3, [pc, #172]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031da:	4b28      	ldr	r3, [pc, #160]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	4a27      	ldr	r2, [pc, #156]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031e0:	f043 0302 	orr.w	r3, r3, #2
 80031e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031e6:	4b25      	ldr	r3, [pc, #148]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80031f2:	4b22      	ldr	r3, [pc, #136]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f6:	4a21      	ldr	r2, [pc, #132]	; (800327c <HAL_QSPI_MspInit+0x120>)
 80031f8:	f043 0320 	orr.w	r3, r3, #32
 80031fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031fe:	4b1f      	ldr	r3, [pc, #124]	; (800327c <HAL_QSPI_MspInit+0x120>)
 8003200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003202:	f003 0320 	and.w	r3, r3, #32
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> QUADSPI1_BK1_IO0
    PB10     ------> QUADSPI1_CLK
    PB11     ------> QUADSPI1_BK1_NCS
    PF6     ------> QUADSPI1_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320e:	2302      	movs	r3, #2
 8003210:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003212:	2300      	movs	r3, #0
 8003214:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003216:	2300      	movs	r3, #0
 8003218:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800321a:	230a      	movs	r3, #10
 800321c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800321e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003222:	4619      	mov	r1, r3
 8003224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003228:	f004 f8f6 	bl	8007418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 800322c:	f640 4303 	movw	r3, #3075	; 0xc03
 8003230:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2300      	movs	r3, #0
 800323c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800323e:	230a      	movs	r3, #10
 8003240:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003242:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003246:	4619      	mov	r1, r3
 8003248:	480d      	ldr	r0, [pc, #52]	; (8003280 <HAL_QSPI_MspInit+0x124>)
 800324a:	f004 f8e5 	bl	8007418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800324e:	2340      	movs	r3, #64	; 0x40
 8003250:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003252:	2302      	movs	r3, #2
 8003254:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2300      	movs	r3, #0
 800325c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800325e:	230a      	movs	r3, #10
 8003260:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003262:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003266:	4619      	mov	r1, r3
 8003268:	4806      	ldr	r0, [pc, #24]	; (8003284 <HAL_QSPI_MspInit+0x128>)
 800326a:	f004 f8d5 	bl	8007418 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800326e:	bf00      	nop
 8003270:	3780      	adds	r7, #128	; 0x80
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	a0001000 	.word	0xa0001000
 800327c:	40021000 	.word	0x40021000
 8003280:	48000400 	.word	0x48000400
 8003284:	48001400 	.word	0x48001400

08003288 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800328c:	4b1b      	ldr	r3, [pc, #108]	; (80032fc <MX_SPI1_Init+0x74>)
 800328e:	4a1c      	ldr	r2, [pc, #112]	; (8003300 <MX_SPI1_Init+0x78>)
 8003290:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003292:	4b1a      	ldr	r3, [pc, #104]	; (80032fc <MX_SPI1_Init+0x74>)
 8003294:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003298:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800329a:	4b18      	ldr	r3, [pc, #96]	; (80032fc <MX_SPI1_Init+0x74>)
 800329c:	2200      	movs	r2, #0
 800329e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032a0:	4b16      	ldr	r3, [pc, #88]	; (80032fc <MX_SPI1_Init+0x74>)
 80032a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80032a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032a8:	4b14      	ldr	r3, [pc, #80]	; (80032fc <MX_SPI1_Init+0x74>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032ae:	4b13      	ldr	r3, [pc, #76]	; (80032fc <MX_SPI1_Init+0x74>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032b4:	4b11      	ldr	r3, [pc, #68]	; (80032fc <MX_SPI1_Init+0x74>)
 80032b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80032bc:	4b0f      	ldr	r3, [pc, #60]	; (80032fc <MX_SPI1_Init+0x74>)
 80032be:	2228      	movs	r2, #40	; 0x28
 80032c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032c2:	4b0e      	ldr	r3, [pc, #56]	; (80032fc <MX_SPI1_Init+0x74>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032c8:	4b0c      	ldr	r3, [pc, #48]	; (80032fc <MX_SPI1_Init+0x74>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032ce:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <MX_SPI1_Init+0x74>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80032d4:	4b09      	ldr	r3, [pc, #36]	; (80032fc <MX_SPI1_Init+0x74>)
 80032d6:	2207      	movs	r2, #7
 80032d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80032da:	4b08      	ldr	r3, [pc, #32]	; (80032fc <MX_SPI1_Init+0x74>)
 80032dc:	2200      	movs	r2, #0
 80032de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80032e0:	4b06      	ldr	r3, [pc, #24]	; (80032fc <MX_SPI1_Init+0x74>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032e6:	4805      	ldr	r0, [pc, #20]	; (80032fc <MX_SPI1_Init+0x74>)
 80032e8:	f007 f96a 	bl	800a5c0 <HAL_SPI_Init>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80032f2:	f7ff ff02 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80032f6:	bf00      	nop
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	200007b8 	.word	0x200007b8
 8003300:	40013000 	.word	0x40013000

08003304 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08a      	sub	sp, #40	; 0x28
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330c:	f107 0314 	add.w	r3, r7, #20
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a17      	ldr	r2, [pc, #92]	; (8003380 <HAL_SPI_MspInit+0x7c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d127      	bne.n	8003376 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003326:	4b17      	ldr	r3, [pc, #92]	; (8003384 <HAL_SPI_MspInit+0x80>)
 8003328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800332a:	4a16      	ldr	r2, [pc, #88]	; (8003384 <HAL_SPI_MspInit+0x80>)
 800332c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003330:	6613      	str	r3, [r2, #96]	; 0x60
 8003332:	4b14      	ldr	r3, [pc, #80]	; (8003384 <HAL_SPI_MspInit+0x80>)
 8003334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003336:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800333a:	613b      	str	r3, [r7, #16]
 800333c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800333e:	4b11      	ldr	r3, [pc, #68]	; (8003384 <HAL_SPI_MspInit+0x80>)
 8003340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003342:	4a10      	ldr	r2, [pc, #64]	; (8003384 <HAL_SPI_MspInit+0x80>)
 8003344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800334a:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <HAL_SPI_MspInit+0x80>)
 800334c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003356:	231c      	movs	r3, #28
 8003358:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800335a:	2302      	movs	r3, #2
 800335c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335e:	2300      	movs	r3, #0
 8003360:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003366:	2305      	movs	r3, #5
 8003368:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800336a:	f107 0314 	add.w	r3, r7, #20
 800336e:	4619      	mov	r1, r3
 8003370:	4805      	ldr	r0, [pc, #20]	; (8003388 <HAL_SPI_MspInit+0x84>)
 8003372:	f004 f851 	bl	8007418 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003376:	bf00      	nop
 8003378:	3728      	adds	r7, #40	; 0x28
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	40013000 	.word	0x40013000
 8003384:	40021000 	.word	0x40021000
 8003388:	48001800 	.word	0x48001800

0800338c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003392:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <HAL_MspInit+0x44>)
 8003394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003396:	4a0e      	ldr	r2, [pc, #56]	; (80033d0 <HAL_MspInit+0x44>)
 8003398:	f043 0301 	orr.w	r3, r3, #1
 800339c:	6613      	str	r3, [r2, #96]	; 0x60
 800339e:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <HAL_MspInit+0x44>)
 80033a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	4b09      	ldr	r3, [pc, #36]	; (80033d0 <HAL_MspInit+0x44>)
 80033ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ae:	4a08      	ldr	r2, [pc, #32]	; (80033d0 <HAL_MspInit+0x44>)
 80033b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b4:	6593      	str	r3, [r2, #88]	; 0x58
 80033b6:	4b06      	ldr	r3, [pc, #24]	; (80033d0 <HAL_MspInit+0x44>)
 80033b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80033c2:	f006 f8a9 	bl	8009518 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033c6:	bf00      	nop
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000

080033d4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f06f 0201 	mvn.w	r2, #1
 80033e2:	611a      	str	r2, [r3, #16]
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003404:	2301      	movs	r3, #1
 8003406:	e000      	b.n	800340a <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <LL_TIM_IsEnabledIT_UPDATE+0x18>
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003444:	4b07      	ldr	r3, [pc, #28]	; (8003464 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003446:	695a      	ldr	r2, [r3, #20]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4013      	ands	r3, r2
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	429a      	cmp	r2, r3
 8003450:	d101      	bne.n	8003456 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8003452:	2301      	movs	r3, #1
 8003454:	e000      	b.n	8003458 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	40010400 	.word	0x40010400

08003468 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003470:	4a04      	ldr	r2, [pc, #16]	; (8003484 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6153      	str	r3, [r2, #20]
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40010400 	.word	0x40010400

08003488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800348c:	e7fe      	b.n	800348c <NMI_Handler+0x4>

0800348e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800348e:	b480      	push	{r7}
 8003490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003492:	e7fe      	b.n	8003492 <HardFault_Handler+0x4>

08003494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003498:	e7fe      	b.n	8003498 <MemManage_Handler+0x4>

0800349a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800349a:	b480      	push	{r7}
 800349c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800349e:	e7fe      	b.n	800349e <BusFault_Handler+0x4>

080034a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034a4:	e7fe      	b.n	80034a4 <UsageFault_Handler+0x4>

080034a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034b8:	bf00      	nop
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034c2:	b480      	push	{r7}
 80034c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034c6:	bf00      	nop
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034d4:	f001 fc10 	bl	8004cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034d8:	bf00      	nop
 80034da:	bd80      	pop	{r7, pc}

080034dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80034e0:	bf00      	nop
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80034ea:	b480      	push	{r7}
 80034ec:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80034fc:	4802      	ldr	r0, [pc, #8]	; (8003508 <USB_LP_IRQHandler+0x10>)
 80034fe:	f004 fb3a 	bl	8007b76 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20002564 	.word	0x20002564

0800350c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6) != RESET)
 8003510:	2040      	movs	r0, #64	; 0x40
 8003512:	f7ff ff93 	bl	800343c <LL_EXTI_IsActiveFlag_0_31>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <EXTI9_5_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 800351c:	2040      	movs	r0, #64	; 0x40
 800351e:	f7ff ffa3 	bl	8003468 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_6 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}

08003526 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 800352a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800352e:	f7ff ff85 	bl	800343c <LL_EXTI_IsActiveFlag_0_31>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8003538:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800353c:	f7ff ff94 	bl	8003468 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003540:	bf00      	nop
 8003542:	bd80      	pop	{r7, pc}

08003544 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	// First check if this specific IRQ even enabled,
	if( LL_TIM_IsEnabledIT_UPDATE(TIM6) )
 8003548:	480a      	ldr	r0, [pc, #40]	; (8003574 <TIM6_DAC_IRQHandler+0x30>)
 800354a:	f7ff ff64 	bl	8003416 <LL_TIM_IsEnabledIT_UPDATE>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00a      	beq.n	800356a <TIM6_DAC_IRQHandler+0x26>
	{
		// then check if the corresponding flag is set.
		if( LL_TIM_IsActiveFlag_UPDATE(TIM6) )
 8003554:	4807      	ldr	r0, [pc, #28]	; (8003574 <TIM6_DAC_IRQHandler+0x30>)
 8003556:	f7ff ff4b 	bl	80033f0 <LL_TIM_IsActiveFlag_UPDATE>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d004      	beq.n	800356a <TIM6_DAC_IRQHandler+0x26>
		{
			// Clear the flag.
			LL_TIM_ClearFlag_UPDATE(TIM6);
 8003560:	4804      	ldr	r0, [pc, #16]	; (8003574 <TIM6_DAC_IRQHandler+0x30>)
 8003562:	f7ff ff37 	bl	80033d4 <LL_TIM_ClearFlag_UPDATE>

			// If the specific IRQs is enabled and its flag is set, then respond via the callback function.
			KBD_scan_Callback();
 8003566:	f010 faf7 	bl	8013b58 <KBD_scan_Callback>

		}
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 800356a:	4803      	ldr	r0, [pc, #12]	; (8003578 <TIM6_DAC_IRQHandler+0x34>)
 800356c:	f003 fb78 	bl	8006c60 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40001000 	.word	0x40001000
 8003578:	20000560 	.word	0x20000560

0800357c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
	return 1;
 8003580:	2301      	movs	r3, #1
}
 8003582:	4618      	mov	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <_kill>:

int _kill(int pid, int sig)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003596:	f011 f873 	bl	8014680 <__errno>
 800359a:	4603      	mov	r3, r0
 800359c:	2216      	movs	r2, #22
 800359e:	601a      	str	r2, [r3, #0]
	return -1;
 80035a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <_exit>:

void _exit (int status)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80035b4:	f04f 31ff 	mov.w	r1, #4294967295
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ffe7 	bl	800358c <_kill>
	while (1) {}		/* Make sure we hang here */
 80035be:	e7fe      	b.n	80035be <_exit+0x12>

080035c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	e00a      	b.n	80035e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80035d2:	f3af 8000 	nop.w
 80035d6:	4601      	mov	r1, r0
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	60ba      	str	r2, [r7, #8]
 80035de:	b2ca      	uxtb	r2, r1
 80035e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	3301      	adds	r3, #1
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	dbf0      	blt.n	80035d2 <_read+0x12>
	}

return len;
 80035f0:	687b      	ldr	r3, [r7, #4]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b083      	sub	sp, #12
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
	return -1;
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003606:	4618      	mov	r0, r3
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr

08003612 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
 800361a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003622:	605a      	str	r2, [r3, #4]
	return 0;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <_isatty>:

int _isatty(int file)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
	return 1;
 800363a:	2301      	movs	r3, #1
}
 800363c:	4618      	mov	r0, r3
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
	return 0;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800366c:	4a14      	ldr	r2, [pc, #80]	; (80036c0 <_sbrk+0x5c>)
 800366e:	4b15      	ldr	r3, [pc, #84]	; (80036c4 <_sbrk+0x60>)
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003678:	4b13      	ldr	r3, [pc, #76]	; (80036c8 <_sbrk+0x64>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d102      	bne.n	8003686 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003680:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <_sbrk+0x64>)
 8003682:	4a12      	ldr	r2, [pc, #72]	; (80036cc <_sbrk+0x68>)
 8003684:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003686:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <_sbrk+0x64>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4413      	add	r3, r2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	429a      	cmp	r2, r3
 8003692:	d207      	bcs.n	80036a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003694:	f010 fff4 	bl	8014680 <__errno>
 8003698:	4603      	mov	r3, r0
 800369a:	220c      	movs	r2, #12
 800369c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800369e:	f04f 33ff 	mov.w	r3, #4294967295
 80036a2:	e009      	b.n	80036b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <_sbrk+0x64>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036aa:	4b07      	ldr	r3, [pc, #28]	; (80036c8 <_sbrk+0x64>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	4a05      	ldr	r2, [pc, #20]	; (80036c8 <_sbrk+0x64>)
 80036b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036b6:	68fb      	ldr	r3, [r7, #12]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	20020000 	.word	0x20020000
 80036c4:	00000400 	.word	0x00000400
 80036c8:	2000081c 	.word	0x2000081c
 80036cc:	20002a88 	.word	0x20002a88

080036d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80036d4:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <SystemInit+0x20>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <SystemInit+0x20>)
 80036dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <__NVIC_GetPriorityGrouping>:
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036f8:	4b04      	ldr	r3, [pc, #16]	; (800370c <__NVIC_GetPriorityGrouping+0x18>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	0a1b      	lsrs	r3, r3, #8
 80036fe:	f003 0307 	and.w	r3, r3, #7
}
 8003702:	4618      	mov	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr
 800370c:	e000ed00 	.word	0xe000ed00

08003710 <__NVIC_EnableIRQ>:
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371e:	2b00      	cmp	r3, #0
 8003720:	db0b      	blt.n	800373a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	f003 021f 	and.w	r2, r3, #31
 8003728:	4907      	ldr	r1, [pc, #28]	; (8003748 <__NVIC_EnableIRQ+0x38>)
 800372a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372e:	095b      	lsrs	r3, r3, #5
 8003730:	2001      	movs	r0, #1
 8003732:	fa00 f202 	lsl.w	r2, r0, r2
 8003736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	e000e100 	.word	0xe000e100

0800374c <__NVIC_SetPriority>:
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	6039      	str	r1, [r7, #0]
 8003756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375c:	2b00      	cmp	r3, #0
 800375e:	db0a      	blt.n	8003776 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	b2da      	uxtb	r2, r3
 8003764:	490c      	ldr	r1, [pc, #48]	; (8003798 <__NVIC_SetPriority+0x4c>)
 8003766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376a:	0112      	lsls	r2, r2, #4
 800376c:	b2d2      	uxtb	r2, r2
 800376e:	440b      	add	r3, r1
 8003770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003774:	e00a      	b.n	800378c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	b2da      	uxtb	r2, r3
 800377a:	4908      	ldr	r1, [pc, #32]	; (800379c <__NVIC_SetPriority+0x50>)
 800377c:	79fb      	ldrb	r3, [r7, #7]
 800377e:	f003 030f 	and.w	r3, r3, #15
 8003782:	3b04      	subs	r3, #4
 8003784:	0112      	lsls	r2, r2, #4
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	440b      	add	r3, r1
 800378a:	761a      	strb	r2, [r3, #24]
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	e000e100 	.word	0xe000e100
 800379c:	e000ed00 	.word	0xe000ed00

080037a0 <NVIC_EncodePriority>:
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	; 0x24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	f1c3 0307 	rsb	r3, r3, #7
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	bf28      	it	cs
 80037be:	2304      	movcs	r3, #4
 80037c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3304      	adds	r3, #4
 80037c6:	2b06      	cmp	r3, #6
 80037c8:	d902      	bls.n	80037d0 <NVIC_EncodePriority+0x30>
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3b03      	subs	r3, #3
 80037ce:	e000      	b.n	80037d2 <NVIC_EncodePriority+0x32>
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d4:	f04f 32ff 	mov.w	r2, #4294967295
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	43da      	mvns	r2, r3
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	401a      	ands	r2, r3
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037e8:	f04f 31ff 	mov.w	r1, #4294967295
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	fa01 f303 	lsl.w	r3, r1, r3
 80037f2:	43d9      	mvns	r1, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f8:	4313      	orrs	r3, r2
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3724      	adds	r7, #36	; 0x24
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_TIM_EnableARRPreload>:
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <LL_TIM_SetTriggerOutput>:
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
 800382e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	605a      	str	r2, [r3, #4]
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <LL_TIM_DisableMasterSlaveMode>:
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	609a      	str	r2, [r3, #8]
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <LL_APB1_GRP1_EnableClock+0x2c>)
 800387a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800387c:	4907      	ldr	r1, [pc, #28]	; (800389c <LL_APB1_GRP1_EnableClock+0x2c>)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4313      	orrs	r3, r2
 8003882:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003884:	4b05      	ldr	r3, [pc, #20]	; (800389c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003886:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4013      	ands	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800388e:	68fb      	ldr	r3, [r7, #12]
}
 8003890:	bf00      	nop
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	40021000 	.word	0x40021000

080038a0 <MX_TIM5_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim20;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08e      	sub	sp, #56	; 0x38
 80038a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	609a      	str	r2, [r3, #8]
 80038b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038b4:	f107 031c 	add.w	r3, r7, #28
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	605a      	str	r2, [r3, #4]
 80038be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038c0:	463b      	mov	r3, r7
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	605a      	str	r2, [r3, #4]
 80038c8:	609a      	str	r2, [r3, #8]
 80038ca:	60da      	str	r2, [r3, #12]
 80038cc:	611a      	str	r2, [r3, #16]
 80038ce:	615a      	str	r2, [r3, #20]
 80038d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80038d2:	4b3b      	ldr	r3, [pc, #236]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038d4:	4a3b      	ldr	r2, [pc, #236]	; (80039c4 <MX_TIM5_Init+0x124>)
 80038d6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 10;
 80038d8:	4b39      	ldr	r3, [pc, #228]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038da:	220a      	movs	r2, #10
 80038dc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038de:	4b38      	ldr	r3, [pc, #224]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 80038e4:	4b36      	ldr	r3, [pc, #216]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038e6:	f242 7210 	movw	r2, #10000	; 0x2710
 80038ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038ec:	4b34      	ldr	r3, [pc, #208]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038f2:	4b33      	ldr	r3, [pc, #204]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038f4:	2280      	movs	r2, #128	; 0x80
 80038f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80038f8:	4831      	ldr	r0, [pc, #196]	; (80039c0 <MX_TIM5_Init+0x120>)
 80038fa:	f007 fc39 	bl	800b170 <HAL_TIM_Base_Init>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003904:	f7ff fbf9 	bl	80030fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800390c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800390e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003912:	4619      	mov	r1, r3
 8003914:	482a      	ldr	r0, [pc, #168]	; (80039c0 <MX_TIM5_Init+0x120>)
 8003916:	f007 fdf7 	bl	800b508 <HAL_TIM_ConfigClockSource>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003920:	f7ff fbeb 	bl	80030fa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003924:	4826      	ldr	r0, [pc, #152]	; (80039c0 <MX_TIM5_Init+0x120>)
 8003926:	f007 fc7a 	bl	800b21e <HAL_TIM_PWM_Init>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003930:	f7ff fbe3 	bl	80030fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003934:	2300      	movs	r3, #0
 8003936:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003938:	2300      	movs	r3, #0
 800393a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800393c:	f107 031c 	add.w	r3, r7, #28
 8003940:	4619      	mov	r1, r3
 8003942:	481f      	ldr	r0, [pc, #124]	; (80039c0 <MX_TIM5_Init+0x120>)
 8003944:	f008 fb64 	bl	800c010 <HAL_TIMEx_MasterConfigSynchronization>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800394e:	f7ff fbd4 	bl	80030fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003952:	2360      	movs	r3, #96	; 0x60
 8003954:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 200;
 8003956:	23c8      	movs	r3, #200	; 0xc8
 8003958:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800395e:	2300      	movs	r3, #0
 8003960:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003962:	463b      	mov	r3, r7
 8003964:	2204      	movs	r2, #4
 8003966:	4619      	mov	r1, r3
 8003968:	4815      	ldr	r0, [pc, #84]	; (80039c0 <MX_TIM5_Init+0x120>)
 800396a:	f007 fcb9 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8003974:	f7ff fbc1 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 400;
 8003978:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800397c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800397e:	463b      	mov	r3, r7
 8003980:	2208      	movs	r2, #8
 8003982:	4619      	mov	r1, r3
 8003984:	480e      	ldr	r0, [pc, #56]	; (80039c0 <MX_TIM5_Init+0x120>)
 8003986:	f007 fcab 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <MX_TIM5_Init+0xf4>
  {
    Error_Handler();
 8003990:	f7ff fbb3 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 600;
 8003994:	f44f 7316 	mov.w	r3, #600	; 0x258
 8003998:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800399a:	463b      	mov	r3, r7
 800399c:	220c      	movs	r2, #12
 800399e:	4619      	mov	r1, r3
 80039a0:	4807      	ldr	r0, [pc, #28]	; (80039c0 <MX_TIM5_Init+0x120>)
 80039a2:	f007 fc9d 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 80039ac:	f7ff fba5 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80039b0:	4803      	ldr	r0, [pc, #12]	; (80039c0 <MX_TIM5_Init+0x120>)
 80039b2:	f000 faff 	bl	8003fb4 <HAL_TIM_MspPostInit>

}
 80039b6:	bf00      	nop
 80039b8:	3738      	adds	r7, #56	; 0x38
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000820 	.word	0x20000820
 80039c4:	40000c00 	.word	0x40000c00

080039c8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80039ce:	1d3b      	adds	r3, r7, #4
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80039dc:	2010      	movs	r0, #16
 80039de:	f7ff ff47 	bl	8003870 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80039e2:	f7ff fe87 	bl	80036f4 <__NVIC_GetPriorityGrouping>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2200      	movs	r2, #0
 80039ea:	210f      	movs	r1, #15
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fed7 	bl	80037a0 <NVIC_EncodePriority>
 80039f2:	4603      	mov	r3, r0
 80039f4:	4619      	mov	r1, r3
 80039f6:	2036      	movs	r0, #54	; 0x36
 80039f8:	f7ff fea8 	bl	800374c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039fc:	2036      	movs	r0, #54	; 0x36
 80039fe:	f7ff fe87 	bl	8003710 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 170;
 8003a02:	23aa      	movs	r3, #170	; 0xaa
 8003a04:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8003a0a:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8003a0e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003a10:	1d3b      	adds	r3, r7, #4
 8003a12:	4619      	mov	r1, r3
 8003a14:	4808      	ldr	r0, [pc, #32]	; (8003a38 <MX_TIM6_Init+0x70>)
 8003a16:	f00a fa6f 	bl	800def8 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 8003a1a:	4807      	ldr	r0, [pc, #28]	; (8003a38 <MX_TIM6_Init+0x70>)
 8003a1c:	f7ff fef3 	bl	8003806 <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8003a20:	2100      	movs	r1, #0
 8003a22:	4805      	ldr	r0, [pc, #20]	; (8003a38 <MX_TIM6_Init+0x70>)
 8003a24:	f7ff feff 	bl	8003826 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8003a28:	4803      	ldr	r0, [pc, #12]	; (8003a38 <MX_TIM6_Init+0x70>)
 8003a2a:	f7ff ff11 	bl	8003850 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003a2e:	bf00      	nop
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40001000 	.word	0x40001000

08003a3c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b09c      	sub	sp, #112	; 0x70
 8003a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a42:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003a46:	2200      	movs	r2, #0
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	605a      	str	r2, [r3, #4]
 8003a4c:	609a      	str	r2, [r3, #8]
 8003a4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a5c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
 8003a6c:	615a      	str	r2, [r3, #20]
 8003a6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a70:	1d3b      	adds	r3, r7, #4
 8003a72:	2234      	movs	r2, #52	; 0x34
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f010 fe3c 	bl	80146f4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003a7c:	4b5c      	ldr	r3, [pc, #368]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a7e:	4a5d      	ldr	r2, [pc, #372]	; (8003bf4 <MX_TIM8_Init+0x1b8>)
 8003a80:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003a82:	4b5b      	ldr	r3, [pc, #364]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a88:	4b59      	ldr	r3, [pc, #356]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003a8e:	4b58      	ldr	r3, [pc, #352]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a94:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a96:	4b56      	ldr	r3, [pc, #344]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003a9c:	4b54      	ldr	r3, [pc, #336]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aa2:	4b53      	ldr	r3, [pc, #332]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003aa8:	4851      	ldr	r0, [pc, #324]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003aaa:	f007 fb61 	bl	800b170 <HAL_TIM_Base_Init>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003ab4:	f7ff fb21 	bl	80030fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003abc:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003abe:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	484a      	ldr	r0, [pc, #296]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003ac6:	f007 fd1f 	bl	800b508 <HAL_TIM_ConfigClockSource>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003ad0:	f7ff fb13 	bl	80030fa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003ad4:	4846      	ldr	r0, [pc, #280]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003ad6:	f007 fba2 	bl	800b21e <HAL_TIM_PWM_Init>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003ae0:	f7ff fb0b 	bl	80030fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aec:	2300      	movs	r3, #0
 8003aee:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003af0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003af4:	4619      	mov	r1, r3
 8003af6:	483e      	ldr	r0, [pc, #248]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003af8:	f008 fa8a 	bl	800c010 <HAL_TIMEx_MasterConfigSynchronization>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8003b02:	f7ff fafa 	bl	80030fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b06:	2360      	movs	r3, #96	; 0x60
 8003b08:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1000;
 8003b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b10:	2300      	movs	r3, #0
 8003b12:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003b14:	2300      	movs	r3, #0
 8003b16:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003b20:	2300      	movs	r3, #0
 8003b22:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b24:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b28:	2200      	movs	r2, #0
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4830      	ldr	r0, [pc, #192]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003b2e:	f007 fbd7 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8003b38:	f7ff fadf 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 2000;
 8003b3c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003b40:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b46:	2204      	movs	r2, #4
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4829      	ldr	r0, [pc, #164]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003b4c:	f007 fbc8 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 8003b56:	f7ff fad0 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 4000;
 8003b5a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8003b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b64:	2208      	movs	r2, #8
 8003b66:	4619      	mov	r1, r3
 8003b68:	4821      	ldr	r0, [pc, #132]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003b6a:	f007 fbb9 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <MX_TIM8_Init+0x13c>
  {
    Error_Handler();
 8003b74:	f7ff fac1 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 8000;
 8003b78:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b7e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b82:	220c      	movs	r2, #12
 8003b84:	4619      	mov	r1, r3
 8003b86:	481a      	ldr	r0, [pc, #104]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003b88:	f007 fbaa 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8003b92:	f7ff fab2 	bl	80030fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003baa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003bbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003bce:	1d3b      	adds	r3, r7, #4
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4807      	ldr	r0, [pc, #28]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003bd4:	f008 fab2 	bl	800c13c <HAL_TIMEx_ConfigBreakDeadTime>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_TIM8_Init+0x1a6>
  {
    Error_Handler();
 8003bde:	f7ff fa8c 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003be2:	4803      	ldr	r0, [pc, #12]	; (8003bf0 <MX_TIM8_Init+0x1b4>)
 8003be4:	f000 f9e6 	bl	8003fb4 <HAL_TIM_MspPostInit>

}
 8003be8:	bf00      	nop
 8003bea:	3770      	adds	r7, #112	; 0x70
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	2000086c 	.word	0x2000086c
 8003bf4:	40013400 	.word	0x40013400

08003bf8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b09c      	sub	sp, #112	; 0x70
 8003bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bfe:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003c02:	2200      	movs	r2, #0
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	605a      	str	r2, [r3, #4]
 8003c08:	609a      	str	r2, [r3, #8]
 8003c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c0c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	605a      	str	r2, [r3, #4]
 8003c16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c18:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	605a      	str	r2, [r3, #4]
 8003c22:	609a      	str	r2, [r3, #8]
 8003c24:	60da      	str	r2, [r3, #12]
 8003c26:	611a      	str	r2, [r3, #16]
 8003c28:	615a      	str	r2, [r3, #20]
 8003c2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003c2c:	1d3b      	adds	r3, r7, #4
 8003c2e:	2234      	movs	r2, #52	; 0x34
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f010 fd5e 	bl	80146f4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003c38:	4b3f      	ldr	r3, [pc, #252]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c3a:	4a40      	ldr	r2, [pc, #256]	; (8003d3c <MX_TIM15_Init+0x144>)
 8003c3c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003c3e:	4b3e      	ldr	r3, [pc, #248]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c44:	4b3c      	ldr	r3, [pc, #240]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 32768;
 8003c4a:	4b3b      	ldr	r3, [pc, #236]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003c50:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003c58:	4b37      	ldr	r3, [pc, #220]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c5e:	4b36      	ldr	r3, [pc, #216]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003c64:	4834      	ldr	r0, [pc, #208]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c66:	f007 fa83 	bl	800b170 <HAL_TIM_Base_Init>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003c70:	f7ff fa43 	bl	80030fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c78:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003c7a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003c7e:	4619      	mov	r1, r3
 8003c80:	482d      	ldr	r0, [pc, #180]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c82:	f007 fc41 	bl	800b508 <HAL_TIM_ConfigClockSource>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8003c8c:	f7ff fa35 	bl	80030fa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003c90:	4829      	ldr	r0, [pc, #164]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003c92:	f007 fac4 	bl	800b21e <HAL_TIM_PWM_Init>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8003c9c:	f7ff fa2d 	bl	80030fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003ca8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003cac:	4619      	mov	r1, r3
 8003cae:	4822      	ldr	r0, [pc, #136]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003cb0:	f008 f9ae 	bl	800c010 <HAL_TIMEx_MasterConfigSynchronization>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8003cba:	f7ff fa1e 	bl	80030fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cbe:	2360      	movs	r3, #96	; 0x60
 8003cc0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 16000;
 8003cc2:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8003cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cdc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ce0:	2204      	movs	r2, #4
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4814      	ldr	r0, [pc, #80]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003ce6:	f007 fafb 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8003cf0:	f7ff fa03 	bl	80030fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003d00:	2300      	movs	r3, #0
 8003d02:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d0c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003d12:	2300      	movs	r3, #0
 8003d14:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8003d16:	1d3b      	adds	r3, r7, #4
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4807      	ldr	r0, [pc, #28]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003d1c:	f008 fa0e 	bl	800c13c <HAL_TIMEx_ConfigBreakDeadTime>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8003d26:	f7ff f9e8 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8003d2a:	4803      	ldr	r0, [pc, #12]	; (8003d38 <MX_TIM15_Init+0x140>)
 8003d2c:	f000 f942 	bl	8003fb4 <HAL_TIM_MspPostInit>

}
 8003d30:	bf00      	nop
 8003d32:	3770      	adds	r7, #112	; 0x70
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	200008b8 	.word	0x200008b8
 8003d3c:	40014000 	.word	0x40014000

08003d40 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b09c      	sub	sp, #112	; 0x70
 8003d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d46:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	605a      	str	r2, [r3, #4]
 8003d50:	609a      	str	r2, [r3, #8]
 8003d52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d54:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d60:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	605a      	str	r2, [r3, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
 8003d6c:	60da      	str	r2, [r3, #12]
 8003d6e:	611a      	str	r2, [r3, #16]
 8003d70:	615a      	str	r2, [r3, #20]
 8003d72:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003d74:	1d3b      	adds	r3, r7, #4
 8003d76:	2234      	movs	r2, #52	; 0x34
 8003d78:	2100      	movs	r1, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f010 fcba 	bl	80146f4 <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8003d80:	4b5c      	ldr	r3, [pc, #368]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003d82:	4a5d      	ldr	r2, [pc, #372]	; (8003ef8 <MX_TIM20_Init+0x1b8>)
 8003d84:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8003d86:	4b5b      	ldr	r3, [pc, #364]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d8c:	4b59      	ldr	r3, [pc, #356]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 16000;
 8003d92:	4b58      	ldr	r3, [pc, #352]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003d94:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003d98:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d9a:	4b56      	ldr	r3, [pc, #344]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8003da0:	4b54      	ldr	r3, [pc, #336]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003da6:	4b53      	ldr	r3, [pc, #332]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8003dac:	4851      	ldr	r0, [pc, #324]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003dae:	f007 f9df 	bl	800b170 <HAL_TIM_Base_Init>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8003db8:	f7ff f99f 	bl	80030fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dc0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8003dc2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	484a      	ldr	r0, [pc, #296]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003dca:	f007 fb9d 	bl	800b508 <HAL_TIM_ConfigClockSource>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8003dd4:	f7ff f991 	bl	80030fa <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8003dd8:	4846      	ldr	r0, [pc, #280]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003dda:	f007 fa20 	bl	800b21e <HAL_TIM_PWM_Init>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 8003de4:	f7ff f989 	bl	80030fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003de8:	2300      	movs	r3, #0
 8003dea:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003dec:	2300      	movs	r3, #0
 8003dee:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003df0:	2300      	movs	r3, #0
 8003df2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8003df4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003df8:	4619      	mov	r1, r3
 8003dfa:	483e      	ldr	r0, [pc, #248]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003dfc:	f008 f908 	bl	800c010 <HAL_TIMEx_MasterConfigSynchronization>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 8003e06:	f7ff f978 	bl	80030fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e0a:	2360      	movs	r3, #96	; 0x60
 8003e0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 8000;
 8003e0e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003e12:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e14:	2300      	movs	r3, #0
 8003e16:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003e20:	2300      	movs	r3, #0
 8003e22:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003e24:	2300      	movs	r3, #0
 8003e26:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e28:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	4619      	mov	r1, r3
 8003e30:	4830      	ldr	r0, [pc, #192]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003e32:	f007 fa55 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <MX_TIM20_Init+0x100>
  {
    Error_Handler();
 8003e3c:	f7ff f95d 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 10000;
 8003e40:	f242 7310 	movw	r3, #10000	; 0x2710
 8003e44:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e46:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4829      	ldr	r0, [pc, #164]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003e50:	f007 fa46 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <MX_TIM20_Init+0x11e>
  {
    Error_Handler();
 8003e5a:	f7ff f94e 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 12000;
 8003e5e:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8003e62:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e68:	2208      	movs	r2, #8
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4821      	ldr	r0, [pc, #132]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003e6e:	f007 fa37 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <MX_TIM20_Init+0x13c>
  {
    Error_Handler();
 8003e78:	f7ff f93f 	bl	80030fa <Error_Handler>
  }
  sConfigOC.Pulse = 15000;
 8003e7c:	f643 2398 	movw	r3, #15000	; 0x3a98
 8003e80:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003e82:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e86:	220c      	movs	r2, #12
 8003e88:	4619      	mov	r1, r3
 8003e8a:	481a      	ldr	r0, [pc, #104]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003e8c:	f007 fa28 	bl	800b2e0 <HAL_TIM_PWM_ConfigChannel>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <MX_TIM20_Init+0x15a>
  {
    Error_Handler();
 8003e96:	f7ff f930 	bl	80030fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003eae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003eb2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003ec0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ec4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8003ed2:	1d3b      	adds	r3, r7, #4
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4807      	ldr	r0, [pc, #28]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003ed8:	f008 f930 	bl	800c13c <HAL_TIMEx_ConfigBreakDeadTime>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <MX_TIM20_Init+0x1a6>
  {
    Error_Handler();
 8003ee2:	f7ff f90a 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 8003ee6:	4803      	ldr	r0, [pc, #12]	; (8003ef4 <MX_TIM20_Init+0x1b4>)
 8003ee8:	f000 f864 	bl	8003fb4 <HAL_TIM_MspPostInit>

}
 8003eec:	bf00      	nop
 8003eee:	3770      	adds	r7, #112	; 0x70
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20000904 	.word	0x20000904
 8003ef8:	40015000 	.word	0x40015000

08003efc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a25      	ldr	r2, [pc, #148]	; (8003fa0 <HAL_TIM_Base_MspInit+0xa4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d10c      	bne.n	8003f28 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003f0e:	4b25      	ldr	r3, [pc, #148]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f12:	4a24      	ldr	r2, [pc, #144]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f14:	f043 0308 	orr.w	r3, r3, #8
 8003f18:	6593      	str	r3, [r2, #88]	; 0x58
 8003f1a:	4b22      	ldr	r3, [pc, #136]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8003f26:	e034      	b.n	8003f92 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM8)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a1e      	ldr	r2, [pc, #120]	; (8003fa8 <HAL_TIM_Base_MspInit+0xac>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d10c      	bne.n	8003f4c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f32:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f36:	4a1b      	ldr	r2, [pc, #108]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f3c:	6613      	str	r3, [r2, #96]	; 0x60
 8003f3e:	4b19      	ldr	r3, [pc, #100]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	693b      	ldr	r3, [r7, #16]
}
 8003f4a:	e022      	b.n	8003f92 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM15)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a16      	ldr	r2, [pc, #88]	; (8003fac <HAL_TIM_Base_MspInit+0xb0>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d10c      	bne.n	8003f70 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003f56:	4b13      	ldr	r3, [pc, #76]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f5a:	4a12      	ldr	r2, [pc, #72]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f60:	6613      	str	r3, [r2, #96]	; 0x60
 8003f62:	4b10      	ldr	r3, [pc, #64]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
}
 8003f6e:	e010      	b.n	8003f92 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM20)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a0e      	ldr	r2, [pc, #56]	; (8003fb0 <HAL_TIM_Base_MspInit+0xb4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d10b      	bne.n	8003f92 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8003f7a:	4b0a      	ldr	r3, [pc, #40]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f7e:	4a09      	ldr	r2, [pc, #36]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f84:	6613      	str	r3, [r2, #96]	; 0x60
 8003f86:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <HAL_TIM_Base_MspInit+0xa8>)
 8003f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f8e:	60bb      	str	r3, [r7, #8]
 8003f90:	68bb      	ldr	r3, [r7, #8]
}
 8003f92:	bf00      	nop
 8003f94:	371c      	adds	r7, #28
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40000c00 	.word	0x40000c00
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40013400 	.word	0x40013400
 8003fac:	40014000 	.word	0x40014000
 8003fb0:	40015000 	.word	0x40015000

08003fb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08c      	sub	sp, #48	; 0x30
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbc:	f107 031c 	add.w	r3, r7, #28
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
 8003fca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a46      	ldr	r2, [pc, #280]	; (80040ec <HAL_TIM_MspPostInit+0x138>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d11d      	bne.n	8004012 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fd6:	4b46      	ldr	r3, [pc, #280]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fda:	4a45      	ldr	r2, [pc, #276]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8003fdc:	f043 0320 	orr.w	r3, r3, #32
 8003fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fe2:	4b43      	ldr	r3, [pc, #268]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8003fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe6:	f003 0320 	and.w	r3, r3, #32
 8003fea:	61bb      	str	r3, [r7, #24]
 8003fec:	69bb      	ldr	r3, [r7, #24]
    /**TIM5 GPIO Configuration
    PF7     ------> TIM5_CH2
    PF8     ------> TIM5_CH3
    PF9     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003fee:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 8004000:	2306      	movs	r3, #6
 8004002:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004004:	f107 031c 	add.w	r3, r7, #28
 8004008:	4619      	mov	r1, r3
 800400a:	483a      	ldr	r0, [pc, #232]	; (80040f4 <HAL_TIM_MspPostInit+0x140>)
 800400c:	f003 fa04 	bl	8007418 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 8004010:	e067      	b.n	80040e2 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM8)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a38      	ldr	r2, [pc, #224]	; (80040f8 <HAL_TIM_MspPostInit+0x144>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d11d      	bne.n	8004058 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800401c:	4b34      	ldr	r3, [pc, #208]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 800401e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004020:	4a33      	ldr	r2, [pc, #204]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8004022:	f043 0304 	orr.w	r3, r3, #4
 8004026:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004028:	4b31      	ldr	r3, [pc, #196]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 800402a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800402c:	f003 0304 	and.w	r3, r3, #4
 8004030:	617b      	str	r3, [r7, #20]
 8004032:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8004034:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403a:	2302      	movs	r3, #2
 800403c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403e:	2300      	movs	r3, #0
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004042:	2300      	movs	r3, #0
 8004044:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004046:	2304      	movs	r3, #4
 8004048:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800404a:	f107 031c 	add.w	r3, r7, #28
 800404e:	4619      	mov	r1, r3
 8004050:	482a      	ldr	r0, [pc, #168]	; (80040fc <HAL_TIM_MspPostInit+0x148>)
 8004052:	f003 f9e1 	bl	8007418 <HAL_GPIO_Init>
}
 8004056:	e044      	b.n	80040e2 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM15)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a28      	ldr	r2, [pc, #160]	; (8004100 <HAL_TIM_MspPostInit+0x14c>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d11d      	bne.n	800409e <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004062:	4b23      	ldr	r3, [pc, #140]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8004064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004066:	4a22      	ldr	r2, [pc, #136]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8004068:	f043 0320 	orr.w	r3, r3, #32
 800406c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800406e:	4b20      	ldr	r3, [pc, #128]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 8004070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004072:	f003 0320 	and.w	r3, r3, #32
 8004076:	613b      	str	r3, [r7, #16]
 8004078:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800407a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800407e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004080:	2302      	movs	r3, #2
 8004082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	2300      	movs	r3, #0
 8004086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004088:	2300      	movs	r3, #0
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 800408c:	2303      	movs	r3, #3
 800408e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004090:	f107 031c 	add.w	r3, r7, #28
 8004094:	4619      	mov	r1, r3
 8004096:	4817      	ldr	r0, [pc, #92]	; (80040f4 <HAL_TIM_MspPostInit+0x140>)
 8004098:	f003 f9be 	bl	8007418 <HAL_GPIO_Init>
}
 800409c:	e021      	b.n	80040e2 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM20)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a18      	ldr	r2, [pc, #96]	; (8004104 <HAL_TIM_MspPostInit+0x150>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d11c      	bne.n	80040e2 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80040a8:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 80040aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040ac:	4a10      	ldr	r2, [pc, #64]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 80040ae:	f043 0320 	orr.w	r3, r3, #32
 80040b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040b4:	4b0e      	ldr	r3, [pc, #56]	; (80040f0 <HAL_TIM_MspPostInit+0x13c>)
 80040b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b8:	f003 0320 	and.w	r3, r3, #32
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80040c0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80040c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c6:	2302      	movs	r3, #2
 80040c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ce:	2300      	movs	r3, #0
 80040d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM20;
 80040d2:	2302      	movs	r3, #2
 80040d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80040d6:	f107 031c 	add.w	r3, r7, #28
 80040da:	4619      	mov	r1, r3
 80040dc:	4805      	ldr	r0, [pc, #20]	; (80040f4 <HAL_TIM_MspPostInit+0x140>)
 80040de:	f003 f99b 	bl	8007418 <HAL_GPIO_Init>
}
 80040e2:	bf00      	nop
 80040e4:	3730      	adds	r7, #48	; 0x30
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40000c00 	.word	0x40000c00
 80040f0:	40021000 	.word	0x40021000
 80040f4:	48001400 	.word	0x48001400
 80040f8:	40013400 	.word	0x40013400
 80040fc:	48000800 	.word	0x48000800
 8004100:	40014000 	.word	0x40014000
 8004104:	40015000 	.word	0x40015000

08004108 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f043 0201 	orr.w	r2, r3, #1
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	601a      	str	r2, [r3, #0]
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	601a      	str	r2, [r3, #0]
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8004148:	b480      	push	{r7}
 800414a:	b089      	sub	sp, #36	; 0x24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	3308      	adds	r3, #8
 8004156:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	e853 3f00 	ldrex	r3, [r3]
 800415e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	075b      	lsls	r3, r3, #29
 800416a:	4313      	orrs	r3, r2
 800416c:	61fb      	str	r3, [r7, #28]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3308      	adds	r3, #8
 8004172:	69fa      	ldr	r2, [r7, #28]
 8004174:	61ba      	str	r2, [r7, #24]
 8004176:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	6979      	ldr	r1, [r7, #20]
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	613b      	str	r3, [r7, #16]
   return(result);
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e4      	bne.n	8004152 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8004188:	bf00      	nop
 800418a:	bf00      	nop
 800418c:	3724      	adds	r7, #36	; 0x24
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8004196:	b480      	push	{r7}
 8004198:	b089      	sub	sp, #36	; 0x24
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3308      	adds	r3, #8
 80041a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	e853 3f00 	ldrex	r3, [r3]
 80041ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	065b      	lsls	r3, r3, #25
 80041b8:	4313      	orrs	r3, r2
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3308      	adds	r3, #8
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	61ba      	str	r2, [r7, #24]
 80041c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6979      	ldr	r1, [r7, #20]
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	613b      	str	r3, [r7, #16]
   return(result);
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e4      	bne.n	80041a0 <LL_USART_SetRXFIFOThreshold+0xa>
}
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
 80041da:	3724      	adds	r7, #36	; 0x24
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	609a      	str	r2, [r3, #8]
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004220:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004224:	d101      	bne.n	800422a <LL_USART_IsActiveFlag_TEACK+0x1a>
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <LL_USART_IsActiveFlag_TEACK+0x1c>
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	69db      	ldr	r3, [r3, #28]
 8004244:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004248:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800424c:	d101      	bne.n	8004252 <LL_USART_IsActiveFlag_REACK+0x1a>
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <LL_USART_IsActiveFlag_REACK+0x1c>
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <LL_AHB2_GRP1_EnableClock>:
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004268:	4b08      	ldr	r3, [pc, #32]	; (800428c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800426a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800426c:	4907      	ldr	r1, [pc, #28]	; (800428c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4313      	orrs	r3, r2
 8004272:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004274:	4b05      	ldr	r3, [pc, #20]	; (800428c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004276:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4013      	ands	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800427e:	68fb      	ldr	r3, [r7, #12]
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	40021000 	.word	0x40021000

08004290 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004298:	4b08      	ldr	r3, [pc, #32]	; (80042bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800429a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800429c:	4907      	ldr	r1, [pc, #28]	; (80042bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80042a4:	4b05      	ldr	r3, [pc, #20]	; (80042bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80042a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4013      	ands	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80042ae:	68fb      	ldr	r3, [r7, #12]
}
 80042b0:	bf00      	nop
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	40021000 	.word	0x40021000

080042c0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80042d0:	4a0e      	ldr	r2, [pc, #56]	; (800430c <LL_DMA_SetDataTransferDirection+0x4c>)
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	4413      	add	r3, r2
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	4413      	add	r3, r2
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e4:	f023 0310 	bic.w	r3, r3, #16
 80042e8:	4908      	ldr	r1, [pc, #32]	; (800430c <LL_DMA_SetDataTransferDirection+0x4c>)
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	440a      	add	r2, r1
 80042ee:	7812      	ldrb	r2, [r2, #0]
 80042f0:	4611      	mov	r1, r2
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	440a      	add	r2, r1
 80042f6:	4611      	mov	r1, r2
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	0801923c 	.word	0x0801923c

08004310 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004320:	4a0d      	ldr	r2, [pc, #52]	; (8004358 <LL_DMA_SetMode+0x48>)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	4413      	add	r3, r2
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	461a      	mov	r2, r3
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	4413      	add	r3, r2
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f023 0220 	bic.w	r2, r3, #32
 8004334:	4908      	ldr	r1, [pc, #32]	; (8004358 <LL_DMA_SetMode+0x48>)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	440b      	add	r3, r1
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	4619      	mov	r1, r3
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	440b      	add	r3, r1
 8004342:	4619      	mov	r1, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4313      	orrs	r3, r2
 8004348:	600b      	str	r3, [r1, #0]
             Mode);
}
 800434a:	bf00      	nop
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	0801923c 	.word	0x0801923c

0800435c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 800435c:	b480      	push	{r7}
 800435e:	b087      	sub	sp, #28
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 800436c:	4a0d      	ldr	r2, [pc, #52]	; (80043a4 <LL_DMA_SetPeriphIncMode+0x48>)
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	4413      	add	r3, r2
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	461a      	mov	r2, r3
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	4413      	add	r3, r2
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004380:	4908      	ldr	r1, [pc, #32]	; (80043a4 <LL_DMA_SetPeriphIncMode+0x48>)
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	440b      	add	r3, r1
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	4619      	mov	r1, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	440b      	add	r3, r1
 800438e:	4619      	mov	r1, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4313      	orrs	r3, r2
 8004394:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8004396:	bf00      	nop
 8004398:	371c      	adds	r7, #28
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	0801923c 	.word	0x0801923c

080043a8 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b087      	sub	sp, #28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 80043b8:	4a0d      	ldr	r2, [pc, #52]	; (80043f0 <LL_DMA_SetMemoryIncMode+0x48>)
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	4413      	add	r3, r2
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	461a      	mov	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	4413      	add	r3, r2
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043cc:	4908      	ldr	r1, [pc, #32]	; (80043f0 <LL_DMA_SetMemoryIncMode+0x48>)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	440b      	add	r3, r1
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	4619      	mov	r1, r3
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	440b      	add	r3, r1
 80043da:	4619      	mov	r1, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 80043e2:	bf00      	nop
 80043e4:	371c      	adds	r7, #28
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	0801923c 	.word	0x0801923c

080043f4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8004404:	4a0d      	ldr	r2, [pc, #52]	; (800443c <LL_DMA_SetPeriphSize+0x48>)
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4413      	add	r3, r2
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	4413      	add	r3, r2
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004418:	4908      	ldr	r1, [pc, #32]	; (800443c <LL_DMA_SetPeriphSize+0x48>)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	440b      	add	r3, r1
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	4619      	mov	r1, r3
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	440b      	add	r3, r1
 8004426:	4619      	mov	r1, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4313      	orrs	r3, r2
 800442c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	0801923c 	.word	0x0801923c

08004440 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8004440:	b480      	push	{r7}
 8004442:	b087      	sub	sp, #28
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8004450:	4a0d      	ldr	r2, [pc, #52]	; (8004488 <LL_DMA_SetMemorySize+0x48>)
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4413      	add	r3, r2
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	461a      	mov	r2, r3
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	4413      	add	r3, r2
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004464:	4908      	ldr	r1, [pc, #32]	; (8004488 <LL_DMA_SetMemorySize+0x48>)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	440b      	add	r3, r1
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	4619      	mov	r1, r3
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	440b      	add	r3, r1
 8004472:	4619      	mov	r1, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4313      	orrs	r3, r2
 8004478:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 800447a:	bf00      	nop
 800447c:	371c      	adds	r7, #28
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	0801923c 	.word	0x0801923c

0800448c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 800449c:	4a0d      	ldr	r2, [pc, #52]	; (80044d4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	4413      	add	r3, r2
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	461a      	mov	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	4413      	add	r3, r2
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80044b0:	4908      	ldr	r1, [pc, #32]	; (80044d4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	440b      	add	r3, r1
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	4619      	mov	r1, r3
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	440b      	add	r3, r1
 80044be:	4619      	mov	r1, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]
             Priority);
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	0801923c 	.word	0x0801923c

080044d8 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 80044d8:	b480      	push	{r7}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	0a9b      	lsrs	r3, r3, #10
 80044e8:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80044ec:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	4413      	add	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004500:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800450a:	68ba      	ldr	r2, [r7, #8]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004516:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	430a      	orrs	r2, r1
 800451e:	601a      	str	r2, [r3, #0]
}
 8004520:	bf00      	nop
 8004522:	371c      	adds	r7, #28
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004530:	4b22      	ldr	r3, [pc, #136]	; (80045bc <MX_UART4_Init+0x90>)
 8004532:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <MX_UART4_Init+0x94>)
 8004534:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004536:	4b21      	ldr	r3, [pc, #132]	; (80045bc <MX_UART4_Init+0x90>)
 8004538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800453c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800453e:	4b1f      	ldr	r3, [pc, #124]	; (80045bc <MX_UART4_Init+0x90>)
 8004540:	2200      	movs	r2, #0
 8004542:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004544:	4b1d      	ldr	r3, [pc, #116]	; (80045bc <MX_UART4_Init+0x90>)
 8004546:	2200      	movs	r2, #0
 8004548:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800454a:	4b1c      	ldr	r3, [pc, #112]	; (80045bc <MX_UART4_Init+0x90>)
 800454c:	2200      	movs	r2, #0
 800454e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004550:	4b1a      	ldr	r3, [pc, #104]	; (80045bc <MX_UART4_Init+0x90>)
 8004552:	220c      	movs	r2, #12
 8004554:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004556:	4b19      	ldr	r3, [pc, #100]	; (80045bc <MX_UART4_Init+0x90>)
 8004558:	2200      	movs	r2, #0
 800455a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800455c:	4b17      	ldr	r3, [pc, #92]	; (80045bc <MX_UART4_Init+0x90>)
 800455e:	2200      	movs	r2, #0
 8004560:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004562:	4b16      	ldr	r3, [pc, #88]	; (80045bc <MX_UART4_Init+0x90>)
 8004564:	2200      	movs	r2, #0
 8004566:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004568:	4b14      	ldr	r3, [pc, #80]	; (80045bc <MX_UART4_Init+0x90>)
 800456a:	2200      	movs	r2, #0
 800456c:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800456e:	4b13      	ldr	r3, [pc, #76]	; (80045bc <MX_UART4_Init+0x90>)
 8004570:	2200      	movs	r2, #0
 8004572:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004574:	4811      	ldr	r0, [pc, #68]	; (80045bc <MX_UART4_Init+0x90>)
 8004576:	f007 fe93 	bl	800c2a0 <HAL_UART_Init>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004580:	f7fe fdbb 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004584:	2100      	movs	r1, #0
 8004586:	480d      	ldr	r0, [pc, #52]	; (80045bc <MX_UART4_Init+0x90>)
 8004588:	f008 fbc4 	bl	800cd14 <HAL_UARTEx_SetTxFifoThreshold>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8004592:	f7fe fdb2 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004596:	2100      	movs	r1, #0
 8004598:	4808      	ldr	r0, [pc, #32]	; (80045bc <MX_UART4_Init+0x90>)
 800459a:	f008 fbf9 	bl	800cd90 <HAL_UARTEx_SetRxFifoThreshold>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80045a4:	f7fe fda9 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80045a8:	4804      	ldr	r0, [pc, #16]	; (80045bc <MX_UART4_Init+0x90>)
 80045aa:	f008 fb7a 	bl	800cca2 <HAL_UARTEx_DisableFifoMode>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80045b4:	f7fe fda1 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80045b8:	bf00      	nop
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20000950 	.word	0x20000950
 80045c0:	40004c00 	.word	0x40004c00

080045c4 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80045c8:	4b22      	ldr	r3, [pc, #136]	; (8004654 <MX_UART5_Init+0x90>)
 80045ca:	4a23      	ldr	r2, [pc, #140]	; (8004658 <MX_UART5_Init+0x94>)
 80045cc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80045ce:	4b21      	ldr	r3, [pc, #132]	; (8004654 <MX_UART5_Init+0x90>)
 80045d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80045d4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80045d6:	4b1f      	ldr	r3, [pc, #124]	; (8004654 <MX_UART5_Init+0x90>)
 80045d8:	2200      	movs	r2, #0
 80045da:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80045dc:	4b1d      	ldr	r3, [pc, #116]	; (8004654 <MX_UART5_Init+0x90>)
 80045de:	2200      	movs	r2, #0
 80045e0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80045e2:	4b1c      	ldr	r3, [pc, #112]	; (8004654 <MX_UART5_Init+0x90>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80045e8:	4b1a      	ldr	r3, [pc, #104]	; (8004654 <MX_UART5_Init+0x90>)
 80045ea:	220c      	movs	r2, #12
 80045ec:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ee:	4b19      	ldr	r3, [pc, #100]	; (8004654 <MX_UART5_Init+0x90>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80045f4:	4b17      	ldr	r3, [pc, #92]	; (8004654 <MX_UART5_Init+0x90>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045fa:	4b16      	ldr	r3, [pc, #88]	; (8004654 <MX_UART5_Init+0x90>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004600:	4b14      	ldr	r3, [pc, #80]	; (8004654 <MX_UART5_Init+0x90>)
 8004602:	2200      	movs	r2, #0
 8004604:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004606:	4b13      	ldr	r3, [pc, #76]	; (8004654 <MX_UART5_Init+0x90>)
 8004608:	2200      	movs	r2, #0
 800460a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800460c:	4811      	ldr	r0, [pc, #68]	; (8004654 <MX_UART5_Init+0x90>)
 800460e:	f007 fe47 	bl	800c2a0 <HAL_UART_Init>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8004618:	f7fe fd6f 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800461c:	2100      	movs	r1, #0
 800461e:	480d      	ldr	r0, [pc, #52]	; (8004654 <MX_UART5_Init+0x90>)
 8004620:	f008 fb78 	bl	800cd14 <HAL_UARTEx_SetTxFifoThreshold>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800462a:	f7fe fd66 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800462e:	2100      	movs	r1, #0
 8004630:	4808      	ldr	r0, [pc, #32]	; (8004654 <MX_UART5_Init+0x90>)
 8004632:	f008 fbad 	bl	800cd90 <HAL_UARTEx_SetRxFifoThreshold>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 800463c:	f7fe fd5d 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8004640:	4804      	ldr	r0, [pc, #16]	; (8004654 <MX_UART5_Init+0x90>)
 8004642:	f008 fb2e 	bl	800cca2 <HAL_UARTEx_DisableFifoMode>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 800464c:	f7fe fd55 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004650:	bf00      	nop
 8004652:	bd80      	pop	{r7, pc}
 8004654:	200009e0 	.word	0x200009e0
 8004658:	40005000 	.word	0x40005000

0800465c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b0a4      	sub	sp, #144	; 0x90
 8004660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004662:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004666:	2220      	movs	r2, #32
 8004668:	2100      	movs	r1, #0
 800466a:	4618      	mov	r0, r3
 800466c:	f010 f842 	bl	80146f4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004670:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004674:	2200      	movs	r2, #0
 8004676:	601a      	str	r2, [r3, #0]
 8004678:	605a      	str	r2, [r3, #4]
 800467a:	609a      	str	r2, [r3, #8]
 800467c:	60da      	str	r2, [r3, #12]
 800467e:	611a      	str	r2, [r3, #16]
 8004680:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004682:	1d3b      	adds	r3, r7, #4
 8004684:	2254      	movs	r2, #84	; 0x54
 8004686:	2100      	movs	r1, #0
 8004688:	4618      	mov	r0, r3
 800468a:	f010 f833 	bl	80146f4 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800468e:	2301      	movs	r3, #1
 8004690:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004696:	1d3b      	adds	r3, r7, #4
 8004698:	4618      	mov	r0, r3
 800469a:	f005 fd43 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
 80046a4:	f7fe fd29 	bl	80030fa <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80046a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80046ac:	f7ff fdf0 	bl	8004290 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80046b0:	2001      	movs	r0, #1
 80046b2:	f7ff fdd5 	bl	8004260 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 80046b6:	2040      	movs	r0, #64	; 0x40
 80046b8:	f7ff fdd2 	bl	8004260 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA10   ------> USART1_RX
  PG9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80046bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046c0:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80046c2:	2302      	movs	r3, #2
 80046c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80046c6:	2300      	movs	r3, #0
 80046c8:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80046ce:	2300      	movs	r3, #0
 80046d0:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80046d2:	2307      	movs	r3, #7
 80046d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046d6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80046da:	4619      	mov	r1, r3
 80046dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046e0:	f009 f8b3 	bl	800d84a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80046e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80046e8:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80046ea:	2302      	movs	r3, #2
 80046ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80046ee:	2300      	movs	r3, #0
 80046f0:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80046f6:	2300      	movs	r3, #0
 80046f8:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80046fa:	2307      	movs	r3, #7
 80046fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80046fe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004702:	4619      	mov	r1, r3
 8004704:	4848      	ldr	r0, [pc, #288]	; (8004828 <MX_USART1_UART_Init+0x1cc>)
 8004706:	f009 f8a0 	bl	800d84a <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_RX);
 800470a:	2218      	movs	r2, #24
 800470c:	2100      	movs	r1, #0
 800470e:	4847      	ldr	r0, [pc, #284]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004710:	f7ff fee2 	bl	80044d8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8004714:	2200      	movs	r2, #0
 8004716:	2100      	movs	r1, #0
 8004718:	4844      	ldr	r0, [pc, #272]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800471a:	f7ff fdd1 	bl	80042c0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 800471e:	2200      	movs	r2, #0
 8004720:	2100      	movs	r1, #0
 8004722:	4842      	ldr	r0, [pc, #264]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004724:	f7ff feb2 	bl	800448c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8004728:	2200      	movs	r2, #0
 800472a:	2100      	movs	r1, #0
 800472c:	483f      	ldr	r0, [pc, #252]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800472e:	f7ff fdef 	bl	8004310 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8004732:	2200      	movs	r2, #0
 8004734:	2100      	movs	r1, #0
 8004736:	483d      	ldr	r0, [pc, #244]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004738:	f7ff fe10 	bl	800435c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800473c:	2280      	movs	r2, #128	; 0x80
 800473e:	2100      	movs	r1, #0
 8004740:	483a      	ldr	r0, [pc, #232]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004742:	f7ff fe31 	bl	80043a8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8004746:	2200      	movs	r2, #0
 8004748:	2100      	movs	r1, #0
 800474a:	4838      	ldr	r0, [pc, #224]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800474c:	f7ff fe52 	bl	80043f4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8004750:	2200      	movs	r2, #0
 8004752:	2100      	movs	r1, #0
 8004754:	4835      	ldr	r0, [pc, #212]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004756:	f7ff fe73 	bl	8004440 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_USART1_TX);
 800475a:	2219      	movs	r2, #25
 800475c:	2101      	movs	r1, #1
 800475e:	4833      	ldr	r0, [pc, #204]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004760:	f7ff feba 	bl	80044d8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8004764:	2210      	movs	r2, #16
 8004766:	2101      	movs	r1, #1
 8004768:	4830      	ldr	r0, [pc, #192]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800476a:	f7ff fda9 	bl	80042c0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 800476e:	2200      	movs	r2, #0
 8004770:	2101      	movs	r1, #1
 8004772:	482e      	ldr	r0, [pc, #184]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004774:	f7ff fe8a 	bl	800448c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8004778:	2200      	movs	r2, #0
 800477a:	2101      	movs	r1, #1
 800477c:	482b      	ldr	r0, [pc, #172]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800477e:	f7ff fdc7 	bl	8004310 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8004782:	2200      	movs	r2, #0
 8004784:	2101      	movs	r1, #1
 8004786:	4829      	ldr	r0, [pc, #164]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004788:	f7ff fde8 	bl	800435c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800478c:	2280      	movs	r2, #128	; 0x80
 800478e:	2101      	movs	r1, #1
 8004790:	4826      	ldr	r0, [pc, #152]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 8004792:	f7ff fe09 	bl	80043a8 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8004796:	2200      	movs	r2, #0
 8004798:	2101      	movs	r1, #1
 800479a:	4824      	ldr	r0, [pc, #144]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 800479c:	f7ff fe2a 	bl	80043f4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 80047a0:	2200      	movs	r2, #0
 80047a2:	2101      	movs	r1, #1
 80047a4:	4821      	ldr	r0, [pc, #132]	; (800482c <MX_USART1_UART_Init+0x1d0>)
 80047a6:	f7ff fe4b 	bl	8004440 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80047aa:	2300      	movs	r3, #0
 80047ac:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 80047ae:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80047b2:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80047b4:	2300      	movs	r3, #0
 80047b6:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80047b8:	2300      	movs	r3, #0
 80047ba:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80047bc:	2300      	movs	r3, #0
 80047be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80047c2:	230c      	movs	r3, #12
 80047c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80047c8:	2300      	movs	r3, #0
 80047ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART1, &USART_InitStruct);
 80047d4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80047d8:	4619      	mov	r1, r3
 80047da:	4815      	ldr	r0, [pc, #84]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047dc:	f009 fccc 	bl	800e178 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80047e0:	2100      	movs	r1, #0
 80047e2:	4813      	ldr	r0, [pc, #76]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047e4:	f7ff fcb0 	bl	8004148 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80047e8:	2100      	movs	r1, #0
 80047ea:	4811      	ldr	r0, [pc, #68]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047ec:	f7ff fcd3 	bl	8004196 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 80047f0:	480f      	ldr	r0, [pc, #60]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047f2:	f7ff fc99 	bl	8004128 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 80047f6:	480e      	ldr	r0, [pc, #56]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047f8:	f7ff fcf4 	bl	80041e4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 80047fc:	480c      	ldr	r0, [pc, #48]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 80047fe:	f7ff fc83 	bl	8004108 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8004802:	bf00      	nop
 8004804:	480a      	ldr	r0, [pc, #40]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 8004806:	f7ff fd03 	bl	8004210 <LL_USART_IsActiveFlag_TEACK>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0f9      	beq.n	8004804 <MX_USART1_UART_Init+0x1a8>
 8004810:	4807      	ldr	r0, [pc, #28]	; (8004830 <MX_USART1_UART_Init+0x1d4>)
 8004812:	f7ff fd11 	bl	8004238 <LL_USART_IsActiveFlag_REACK>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0f3      	beq.n	8004804 <MX_USART1_UART_Init+0x1a8>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800481c:	bf00      	nop
 800481e:	bf00      	nop
 8004820:	3790      	adds	r7, #144	; 0x90
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	48001800 	.word	0x48001800
 800482c:	40020000 	.word	0x40020000
 8004830:	40013800 	.word	0x40013800

08004834 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004838:	4b22      	ldr	r3, [pc, #136]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 800483a:	4a23      	ldr	r2, [pc, #140]	; (80048c8 <MX_USART2_UART_Init+0x94>)
 800483c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800483e:	4b21      	ldr	r3, [pc, #132]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004840:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004846:	4b1f      	ldr	r3, [pc, #124]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004848:	2200      	movs	r2, #0
 800484a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800484c:	4b1d      	ldr	r3, [pc, #116]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 800484e:	2200      	movs	r2, #0
 8004850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004852:	4b1c      	ldr	r3, [pc, #112]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004854:	2200      	movs	r2, #0
 8004856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004858:	4b1a      	ldr	r3, [pc, #104]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 800485a:	220c      	movs	r2, #12
 800485c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800485e:	4b19      	ldr	r3, [pc, #100]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004860:	2200      	movs	r2, #0
 8004862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004864:	4b17      	ldr	r3, [pc, #92]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004866:	2200      	movs	r2, #0
 8004868:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800486a:	4b16      	ldr	r3, [pc, #88]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 800486c:	2200      	movs	r2, #0
 800486e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004870:	4b14      	ldr	r3, [pc, #80]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004872:	2200      	movs	r2, #0
 8004874:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004876:	4b13      	ldr	r3, [pc, #76]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004878:	2200      	movs	r2, #0
 800487a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800487c:	4811      	ldr	r0, [pc, #68]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 800487e:	f007 fd0f 	bl	800c2a0 <HAL_UART_Init>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004888:	f7fe fc37 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800488c:	2100      	movs	r1, #0
 800488e:	480d      	ldr	r0, [pc, #52]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 8004890:	f008 fa40 	bl	800cd14 <HAL_UARTEx_SetTxFifoThreshold>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800489a:	f7fe fc2e 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800489e:	2100      	movs	r1, #0
 80048a0:	4808      	ldr	r0, [pc, #32]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 80048a2:	f008 fa75 	bl	800cd90 <HAL_UARTEx_SetRxFifoThreshold>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80048ac:	f7fe fc25 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80048b0:	4804      	ldr	r0, [pc, #16]	; (80048c4 <MX_USART2_UART_Init+0x90>)
 80048b2:	f008 f9f6 	bl	800cca2 <HAL_UARTEx_DisableFifoMode>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80048bc:	f7fe fc1d 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80048c0:	bf00      	nop
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	20000a70 	.word	0x20000a70
 80048c8:	40004400 	.word	0x40004400

080048cc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80048d0:	4b22      	ldr	r3, [pc, #136]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048d2:	4a23      	ldr	r2, [pc, #140]	; (8004960 <MX_USART3_UART_Init+0x94>)
 80048d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80048d6:	4b21      	ldr	r3, [pc, #132]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80048de:	4b1f      	ldr	r3, [pc, #124]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80048e4:	4b1d      	ldr	r3, [pc, #116]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80048ea:	4b1c      	ldr	r3, [pc, #112]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80048f0:	4b1a      	ldr	r3, [pc, #104]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048f2:	220c      	movs	r2, #12
 80048f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048f6:	4b19      	ldr	r3, [pc, #100]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80048fc:	4b17      	ldr	r3, [pc, #92]	; (800495c <MX_USART3_UART_Init+0x90>)
 80048fe:	2200      	movs	r2, #0
 8004900:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004902:	4b16      	ldr	r3, [pc, #88]	; (800495c <MX_USART3_UART_Init+0x90>)
 8004904:	2200      	movs	r2, #0
 8004906:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004908:	4b14      	ldr	r3, [pc, #80]	; (800495c <MX_USART3_UART_Init+0x90>)
 800490a:	2200      	movs	r2, #0
 800490c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800490e:	4b13      	ldr	r3, [pc, #76]	; (800495c <MX_USART3_UART_Init+0x90>)
 8004910:	2200      	movs	r2, #0
 8004912:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004914:	4811      	ldr	r0, [pc, #68]	; (800495c <MX_USART3_UART_Init+0x90>)
 8004916:	f007 fcc3 	bl	800c2a0 <HAL_UART_Init>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004920:	f7fe fbeb 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004924:	2100      	movs	r1, #0
 8004926:	480d      	ldr	r0, [pc, #52]	; (800495c <MX_USART3_UART_Init+0x90>)
 8004928:	f008 f9f4 	bl	800cd14 <HAL_UARTEx_SetTxFifoThreshold>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004932:	f7fe fbe2 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004936:	2100      	movs	r1, #0
 8004938:	4808      	ldr	r0, [pc, #32]	; (800495c <MX_USART3_UART_Init+0x90>)
 800493a:	f008 fa29 	bl	800cd90 <HAL_UARTEx_SetRxFifoThreshold>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004944:	f7fe fbd9 	bl	80030fa <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004948:	4804      	ldr	r0, [pc, #16]	; (800495c <MX_USART3_UART_Init+0x90>)
 800494a:	f008 f9aa 	bl	800cca2 <HAL_UARTEx_DisableFifoMode>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004954:	f7fe fbd1 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004958:	bf00      	nop
 800495a:	bd80      	pop	{r7, pc}
 800495c:	20000b00 	.word	0x20000b00
 8004960:	40004800 	.word	0x40004800

08004964 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b0a6      	sub	sp, #152	; 0x98
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	605a      	str	r2, [r3, #4]
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	60da      	str	r2, [r3, #12]
 800497a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800497c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004980:	2254      	movs	r2, #84	; 0x54
 8004982:	2100      	movs	r1, #0
 8004984:	4618      	mov	r0, r3
 8004986:	f00f feb5 	bl	80146f4 <memset>
  if(uartHandle->Instance==UART4)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a94      	ldr	r2, [pc, #592]	; (8004be0 <HAL_UART_MspInit+0x27c>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d13c      	bne.n	8004a0e <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004994:	2308      	movs	r3, #8
 8004996:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004998:	2300      	movs	r3, #0
 800499a:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800499c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80049a0:	4618      	mov	r0, r3
 80049a2:	f005 fbbf 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80049ac:	f7fe fba5 	bl	80030fa <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80049b0:	4b8c      	ldr	r3, [pc, #560]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b4:	4a8b      	ldr	r2, [pc, #556]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049ba:	6593      	str	r3, [r2, #88]	; 0x58
 80049bc:	4b89      	ldr	r3, [pc, #548]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049c8:	4b86      	ldr	r3, [pc, #536]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049cc:	4a85      	ldr	r2, [pc, #532]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049ce:	f043 0304 	orr.w	r3, r3, #4
 80049d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049d4:	4b83      	ldr	r3, [pc, #524]	; (8004be4 <HAL_UART_MspInit+0x280>)
 80049d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80049de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80049e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80049e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049e8:	2302      	movs	r3, #2
 80049ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ee:	2300      	movs	r3, #0
 80049f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049f4:	2300      	movs	r3, #0
 80049f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80049fa:	2305      	movs	r3, #5
 80049fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a00:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004a04:	4619      	mov	r1, r3
 8004a06:	4878      	ldr	r0, [pc, #480]	; (8004be8 <HAL_UART_MspInit+0x284>)
 8004a08:	f002 fd06 	bl	8007418 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004a0c:	e0e4      	b.n	8004bd8 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==UART5)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a76      	ldr	r2, [pc, #472]	; (8004bec <HAL_UART_MspInit+0x288>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d15d      	bne.n	8004ad4 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004a18:	2310      	movs	r3, #16
 8004a1a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a24:	4618      	mov	r0, r3
 8004a26:	f005 fb7d 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8004a30:	f7fe fb63 	bl	80030fa <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004a34:	4b6b      	ldr	r3, [pc, #428]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	4a6a      	ldr	r2, [pc, #424]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a40:	4b68      	ldr	r3, [pc, #416]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a4c:	4b65      	ldr	r3, [pc, #404]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a50:	4a64      	ldr	r2, [pc, #400]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a52:	f043 0304 	orr.w	r3, r3, #4
 8004a56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a58:	4b62      	ldr	r3, [pc, #392]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	623b      	str	r3, [r7, #32]
 8004a62:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a64:	4b5f      	ldr	r3, [pc, #380]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a68:	4a5e      	ldr	r2, [pc, #376]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a6a:	f043 0308 	orr.w	r3, r3, #8
 8004a6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a70:	4b5c      	ldr	r3, [pc, #368]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	61fb      	str	r3, [r7, #28]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a84:	2302      	movs	r3, #2
 8004a86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004a96:	2305      	movs	r3, #5
 8004a98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a9c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4851      	ldr	r0, [pc, #324]	; (8004be8 <HAL_UART_MspInit+0x284>)
 8004aa4:	f002 fcb8 	bl	8007418 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004aa8:	2304      	movs	r3, #4
 8004aaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aae:	2302      	movs	r3, #2
 8004ab0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aba:	2300      	movs	r3, #0
 8004abc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004ac0:	2305      	movs	r3, #5
 8004ac2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ac6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004aca:	4619      	mov	r1, r3
 8004acc:	4848      	ldr	r0, [pc, #288]	; (8004bf0 <HAL_UART_MspInit+0x28c>)
 8004ace:	f002 fca3 	bl	8007418 <HAL_GPIO_Init>
}
 8004ad2:	e081      	b.n	8004bd8 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART2)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a46      	ldr	r2, [pc, #280]	; (8004bf4 <HAL_UART_MspInit+0x290>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d13b      	bne.n	8004b56 <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004ade:	2302      	movs	r3, #2
 8004ae0:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ae6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004aea:	4618      	mov	r0, r3
 8004aec:	f005 fb1a 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <HAL_UART_MspInit+0x196>
      Error_Handler();
 8004af6:	f7fe fb00 	bl	80030fa <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004afa:	4b3a      	ldr	r3, [pc, #232]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afe:	4a39      	ldr	r2, [pc, #228]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b04:	6593      	str	r3, [r2, #88]	; 0x58
 8004b06:	4b37      	ldr	r3, [pc, #220]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	61bb      	str	r3, [r7, #24]
 8004b10:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b12:	4b34      	ldr	r3, [pc, #208]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b16:	4a33      	ldr	r2, [pc, #204]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b18:	f043 0302 	orr.w	r3, r3, #2
 8004b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b1e:	4b31      	ldr	r3, [pc, #196]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004b2a:	2318      	movs	r3, #24
 8004b2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b30:	2302      	movs	r3, #2
 8004b32:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b42:	2307      	movs	r3, #7
 8004b44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b48:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	482a      	ldr	r0, [pc, #168]	; (8004bf8 <HAL_UART_MspInit+0x294>)
 8004b50:	f002 fc62 	bl	8007418 <HAL_GPIO_Init>
}
 8004b54:	e040      	b.n	8004bd8 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART3)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a28      	ldr	r2, [pc, #160]	; (8004bfc <HAL_UART_MspInit+0x298>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d13b      	bne.n	8004bd8 <HAL_UART_MspInit+0x274>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004b60:	2304      	movs	r3, #4
 8004b62:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004b64:	2300      	movs	r3, #0
 8004b66:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f005 fad9 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_UART_MspInit+0x218>
      Error_Handler();
 8004b78:	f7fe fabf 	bl	80030fa <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b7c:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b80:	4a18      	ldr	r2, [pc, #96]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b86:	6593      	str	r3, [r2, #88]	; 0x58
 8004b88:	4b16      	ldr	r3, [pc, #88]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b90:	613b      	str	r3, [r7, #16]
 8004b92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b94:	4b13      	ldr	r3, [pc, #76]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b98:	4a12      	ldr	r2, [pc, #72]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004b9a:	f043 0302 	orr.w	r3, r3, #2
 8004b9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ba0:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_UART_MspInit+0x280>)
 8004ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bac:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004bb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bc6:	2307      	movs	r3, #7
 8004bc8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bcc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4809      	ldr	r0, [pc, #36]	; (8004bf8 <HAL_UART_MspInit+0x294>)
 8004bd4:	f002 fc20 	bl	8007418 <HAL_GPIO_Init>
}
 8004bd8:	bf00      	nop
 8004bda:	3798      	adds	r7, #152	; 0x98
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40004c00 	.word	0x40004c00
 8004be4:	40021000 	.word	0x40021000
 8004be8:	48000800 	.word	0x48000800
 8004bec:	40005000 	.word	0x40005000
 8004bf0:	48000c00 	.word	0x48000c00
 8004bf4:	40004400 	.word	0x40004400
 8004bf8:	48000400 	.word	0x48000400
 8004bfc:	40004800 	.word	0x40004800

08004c00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004c00:	480d      	ldr	r0, [pc, #52]	; (8004c38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004c02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c04:	480d      	ldr	r0, [pc, #52]	; (8004c3c <LoopForever+0x6>)
  ldr r1, =_edata
 8004c06:	490e      	ldr	r1, [pc, #56]	; (8004c40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004c08:	4a0e      	ldr	r2, [pc, #56]	; (8004c44 <LoopForever+0xe>)
  movs r3, #0
 8004c0a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004c0c:	e002      	b.n	8004c14 <LoopCopyDataInit>

08004c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c12:	3304      	adds	r3, #4

08004c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c18:	d3f9      	bcc.n	8004c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c1a:	4a0b      	ldr	r2, [pc, #44]	; (8004c48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004c1c:	4c0b      	ldr	r4, [pc, #44]	; (8004c4c <LoopForever+0x16>)
  movs r3, #0
 8004c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c20:	e001      	b.n	8004c26 <LoopFillZerobss>

08004c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c24:	3204      	adds	r2, #4

08004c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c28:	d3fb      	bcc.n	8004c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c2a:	f7fe fd51 	bl	80036d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c2e:	f00f fd2d 	bl	801468c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004c32:	f7fe f875 	bl	8002d20 <main>

08004c36 <LoopForever>:

LoopForever:
    b LoopForever
 8004c36:	e7fe      	b.n	8004c36 <LoopForever>
  ldr   r0, =_estack
 8004c38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c40:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004c44:	0802abbc 	.word	0x0802abbc
  ldr r2, =_sbss
 8004c48:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004c4c:	20002a88 	.word	0x20002a88

08004c50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c50:	e7fe      	b.n	8004c50 <ADC1_2_IRQHandler>

08004c52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b082      	sub	sp, #8
 8004c56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c5c:	2003      	movs	r0, #3
 8004c5e:	f001 feb3 	bl	80069c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004c62:	2000      	movs	r0, #0
 8004c64:	f000 f80e 	bl	8004c84 <HAL_InitTick>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	71fb      	strb	r3, [r7, #7]
 8004c72:	e001      	b.n	8004c78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004c74:	f7fe fb8a 	bl	800338c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004c78:	79fb      	ldrb	r3, [r7, #7]

}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
	...

08004c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004c90:	4b16      	ldr	r3, [pc, #88]	; (8004cec <HAL_InitTick+0x68>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d022      	beq.n	8004cde <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004c98:	4b15      	ldr	r3, [pc, #84]	; (8004cf0 <HAL_InitTick+0x6c>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	4b13      	ldr	r3, [pc, #76]	; (8004cec <HAL_InitTick+0x68>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004ca4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	4618      	mov	r0, r3
 8004cae:	f001 febe 	bl	8006a2e <HAL_SYSTICK_Config>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10f      	bne.n	8004cd8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b0f      	cmp	r3, #15
 8004cbc:	d809      	bhi.n	8004cd2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc6:	f001 fe8a 	bl	80069de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004cca:	4a0a      	ldr	r2, [pc, #40]	; (8004cf4 <HAL_InitTick+0x70>)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6013      	str	r3, [r2, #0]
 8004cd0:	e007      	b.n	8004ce2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	73fb      	strb	r3, [r7, #15]
 8004cd6:	e004      	b.n	8004ce2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	73fb      	strb	r3, [r7, #15]
 8004cdc:	e001      	b.n	8004ce2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20000008 	.word	0x20000008
 8004cf0:	20000000 	.word	0x20000000
 8004cf4:	20000004 	.word	0x20000004

08004cf8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cfc:	4b05      	ldr	r3, [pc, #20]	; (8004d14 <HAL_IncTick+0x1c>)
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <HAL_IncTick+0x20>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4413      	add	r3, r2
 8004d06:	4a03      	ldr	r2, [pc, #12]	; (8004d14 <HAL_IncTick+0x1c>)
 8004d08:	6013      	str	r3, [r2, #0]
}
 8004d0a:	bf00      	nop
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr
 8004d14:	20000b90 	.word	0x20000b90
 8004d18:	20000008 	.word	0x20000008

08004d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8004d20:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <HAL_GetTick+0x14>)
 8004d22:	681b      	ldr	r3, [r3, #0]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	20000b90 	.word	0x20000b90

08004d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d3c:	f7ff ffee 	bl	8004d1c <HAL_GetTick>
 8004d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4c:	d004      	beq.n	8004d58 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d4e:	4b09      	ldr	r3, [pc, #36]	; (8004d74 <HAL_Delay+0x40>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4413      	add	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004d58:	bf00      	nop
 8004d5a:	f7ff ffdf 	bl	8004d1c <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d8f7      	bhi.n	8004d5a <HAL_Delay+0x26>
  {
  }
}
 8004d6a:	bf00      	nop
 8004d6c:	bf00      	nop
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	20000008 	.word	0x20000008

08004d78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	609a      	str	r2, [r3, #8]
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	609a      	str	r2, [r3, #8]
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	3360      	adds	r3, #96	; 0x60
 8004df2:	461a      	mov	r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	4b08      	ldr	r3, [pc, #32]	; (8004e24 <LL_ADC_SetOffset+0x44>)
 8004e02:	4013      	ands	r3, r2
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004e18:	bf00      	nop
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	03fff000 	.word	0x03fff000

08004e28 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3360      	adds	r3, #96	; 0x60
 8004e36:	461a      	mov	r2, r3
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3714      	adds	r7, #20
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	3360      	adds	r3, #96	; 0x60
 8004e64:	461a      	mov	r2, r3
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4413      	add	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004e7e:	bf00      	nop
 8004e80:	371c      	adds	r7, #28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b087      	sub	sp, #28
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3360      	adds	r3, #96	; 0x60
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004eb4:	bf00      	nop
 8004eb6:	371c      	adds	r7, #28
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	3360      	adds	r3, #96	; 0x60
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004eea:	bf00      	nop
 8004eec:	371c      	adds	r7, #28
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr

08004ef6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
 8004efe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	615a      	str	r2, [r3, #20]
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004f30:	2301      	movs	r3, #1
 8004f32:	e000      	b.n	8004f36 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b087      	sub	sp, #28
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	3330      	adds	r3, #48	; 0x30
 8004f52:	461a      	mov	r2, r3
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	0a1b      	lsrs	r3, r3, #8
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	f003 030c 	and.w	r3, r3, #12
 8004f5e:	4413      	add	r3, r2
 8004f60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f003 031f 	and.w	r3, r3, #31
 8004f6c:	211f      	movs	r1, #31
 8004f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	401a      	ands	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	0e9b      	lsrs	r3, r3, #26
 8004f7a:	f003 011f 	and.w	r1, r3, #31
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f003 031f 	and.w	r3, r3, #31
 8004f84:	fa01 f303 	lsl.w	r3, r1, r3
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004f8e:	bf00      	nop
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b087      	sub	sp, #28
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	60f8      	str	r0, [r7, #12]
 8004fa2:	60b9      	str	r1, [r7, #8]
 8004fa4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	3314      	adds	r3, #20
 8004faa:	461a      	mov	r2, r3
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	0e5b      	lsrs	r3, r3, #25
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	f003 0304 	and.w	r3, r3, #4
 8004fb6:	4413      	add	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	0d1b      	lsrs	r3, r3, #20
 8004fc2:	f003 031f 	and.w	r3, r3, #31
 8004fc6:	2107      	movs	r1, #7
 8004fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	401a      	ands	r2, r3
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	0d1b      	lsrs	r3, r3, #20
 8004fd4:	f003 031f 	and.w	r3, r3, #31
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	fa01 f303 	lsl.w	r3, r1, r3
 8004fde:	431a      	orrs	r2, r3
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004fe4:	bf00      	nop
 8004fe6:	371c      	adds	r7, #28
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a0f      	ldr	r2, [pc, #60]	; (800503c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d10a      	bne.n	800501a <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005010:	431a      	orrs	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8005018:	e00a      	b.n	8005030 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005026:	43db      	mvns	r3, r3
 8005028:	401a      	ands	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	407f0000 	.word	0x407f0000

08005040 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 031f 	and.w	r3, r3, #31
}
 8005050:	4618      	mov	r0, r3
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800506c:	4618      	mov	r0, r3
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005088:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	6093      	str	r3, [r2, #8]
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050b0:	d101      	bne.n	80050b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80050b2:	2301      	movs	r3, #1
 80050b4:	e000      	b.n	80050b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80050d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80050d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005100:	d101      	bne.n	8005106 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005102:	2301      	movs	r3, #1
 8005104:	e000      	b.n	8005108 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005124:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005128:	f043 0201 	orr.w	r2, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800514c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005150:	f043 0202 	orr.w	r2, r3, #2
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <LL_ADC_IsEnabled+0x18>
 8005178:	2301      	movs	r3, #1
 800517a:	e000      	b.n	800517e <LL_ADC_IsEnabled+0x1a>
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800518a:	b480      	push	{r7}
 800518c:	b083      	sub	sp, #12
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d101      	bne.n	80051a2 <LL_ADC_IsDisableOngoing+0x18>
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <LL_ADC_IsDisableOngoing+0x1a>
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80051c4:	f043 0204 	orr.w	r2, r3, #4
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80051ec:	f043 0210 	orr.w	r2, r3, #16
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f003 0304 	and.w	r3, r3, #4
 8005210:	2b04      	cmp	r3, #4
 8005212:	d101      	bne.n	8005218 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005214:	2301      	movs	r3, #1
 8005216:	e000      	b.n	800521a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005236:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800523a:	f043 0220 	orr.w	r2, r3, #32
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005242:	bf00      	nop
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800524e:	b480      	push	{r7}
 8005250:	b083      	sub	sp, #12
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0308 	and.w	r3, r3, #8
 800525e:	2b08      	cmp	r3, #8
 8005260:	d101      	bne.n	8005266 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005262:	2301      	movs	r3, #1
 8005264:	e000      	b.n	8005268 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005274:	b590      	push	{r4, r7, lr}
 8005276:	b089      	sub	sp, #36	; 0x24
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005280:	2300      	movs	r3, #0
 8005282:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e1af      	b.n	80055ee <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d109      	bne.n	80052b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7fc f9bf 	bl	8001620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff fef1 	bl	800509c <LL_ADC_IsDeepPowerDownEnabled>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d004      	beq.n	80052ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7ff fed7 	bl	8005078 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff ff0c 	bl	80050ec <LL_ADC_IsInternalRegulatorEnabled>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d115      	bne.n	8005306 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff fef0 	bl	80050c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052e4:	4b9f      	ldr	r3, [pc, #636]	; (8005564 <HAL_ADC_Init+0x2f0>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	099b      	lsrs	r3, r3, #6
 80052ea:	4a9f      	ldr	r2, [pc, #636]	; (8005568 <HAL_ADC_Init+0x2f4>)
 80052ec:	fba2 2303 	umull	r2, r3, r2, r3
 80052f0:	099b      	lsrs	r3, r3, #6
 80052f2:	3301      	adds	r3, #1
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80052f8:	e002      	b.n	8005300 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	3b01      	subs	r3, #1
 80052fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1f9      	bne.n	80052fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff feee 	bl	80050ec <LL_ADC_IsInternalRegulatorEnabled>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10d      	bne.n	8005332 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800531a:	f043 0210 	orr.w	r2, r3, #16
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005326:	f043 0201 	orr.w	r2, r3, #1
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7ff ff62 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 800533c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005342:	f003 0310 	and.w	r3, r3, #16
 8005346:	2b00      	cmp	r3, #0
 8005348:	f040 8148 	bne.w	80055dc <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	2b00      	cmp	r3, #0
 8005350:	f040 8144 	bne.w	80055dc <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005358:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800535c:	f043 0202 	orr.w	r2, r3, #2
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff fefb 	bl	8005164 <LL_ADC_IsEnabled>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d141      	bne.n	80053f8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800537c:	d004      	beq.n	8005388 <HAL_ADC_Init+0x114>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a7a      	ldr	r2, [pc, #488]	; (800556c <HAL_ADC_Init+0x2f8>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d10f      	bne.n	80053a8 <HAL_ADC_Init+0x134>
 8005388:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800538c:	f7ff feea 	bl	8005164 <LL_ADC_IsEnabled>
 8005390:	4604      	mov	r4, r0
 8005392:	4876      	ldr	r0, [pc, #472]	; (800556c <HAL_ADC_Init+0x2f8>)
 8005394:	f7ff fee6 	bl	8005164 <LL_ADC_IsEnabled>
 8005398:	4603      	mov	r3, r0
 800539a:	4323      	orrs	r3, r4
 800539c:	2b00      	cmp	r3, #0
 800539e:	bf0c      	ite	eq
 80053a0:	2301      	moveq	r3, #1
 80053a2:	2300      	movne	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	e012      	b.n	80053ce <HAL_ADC_Init+0x15a>
 80053a8:	4871      	ldr	r0, [pc, #452]	; (8005570 <HAL_ADC_Init+0x2fc>)
 80053aa:	f7ff fedb 	bl	8005164 <LL_ADC_IsEnabled>
 80053ae:	4604      	mov	r4, r0
 80053b0:	4870      	ldr	r0, [pc, #448]	; (8005574 <HAL_ADC_Init+0x300>)
 80053b2:	f7ff fed7 	bl	8005164 <LL_ADC_IsEnabled>
 80053b6:	4603      	mov	r3, r0
 80053b8:	431c      	orrs	r4, r3
 80053ba:	486f      	ldr	r0, [pc, #444]	; (8005578 <HAL_ADC_Init+0x304>)
 80053bc:	f7ff fed2 	bl	8005164 <LL_ADC_IsEnabled>
 80053c0:	4603      	mov	r3, r0
 80053c2:	4323      	orrs	r3, r4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d012      	beq.n	80053f8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80053da:	d004      	beq.n	80053e6 <HAL_ADC_Init+0x172>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a62      	ldr	r2, [pc, #392]	; (800556c <HAL_ADC_Init+0x2f8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d101      	bne.n	80053ea <HAL_ADC_Init+0x176>
 80053e6:	4a65      	ldr	r2, [pc, #404]	; (800557c <HAL_ADC_Init+0x308>)
 80053e8:	e000      	b.n	80053ec <HAL_ADC_Init+0x178>
 80053ea:	4a65      	ldr	r2, [pc, #404]	; (8005580 <HAL_ADC_Init+0x30c>)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	4619      	mov	r1, r3
 80053f2:	4610      	mov	r0, r2
 80053f4:	f7ff fcc0 	bl	8004d78 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	7f5b      	ldrb	r3, [r3, #29]
 80053fc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005402:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005408:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800540e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005416:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005418:	4313      	orrs	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005422:	2b01      	cmp	r3, #1
 8005424:	d106      	bne.n	8005434 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800542a:	3b01      	subs	r3, #1
 800542c:	045b      	lsls	r3, r3, #17
 800542e:	69ba      	ldr	r2, [r7, #24]
 8005430:	4313      	orrs	r3, r2
 8005432:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005438:	2b00      	cmp	r3, #0
 800543a:	d009      	beq.n	8005450 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005448:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800544a:	69ba      	ldr	r2, [r7, #24]
 800544c:	4313      	orrs	r3, r2
 800544e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	4b4b      	ldr	r3, [pc, #300]	; (8005584 <HAL_ADC_Init+0x310>)
 8005458:	4013      	ands	r3, r2
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6812      	ldr	r2, [r2, #0]
 800545e:	69b9      	ldr	r1, [r7, #24]
 8005460:	430b      	orrs	r3, r1
 8005462:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f7ff febe 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 8005484:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff fedf 	bl	800524e <LL_ADC_INJ_IsConversionOngoing>
 8005490:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d17f      	bne.n	8005598 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d17c      	bne.n	8005598 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80054a2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80054aa:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80054ac:	4313      	orrs	r3, r2
 80054ae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054ba:	f023 0302 	bic.w	r3, r3, #2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	69b9      	ldr	r1, [r7, #24]
 80054c4:	430b      	orrs	r3, r1
 80054c6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d017      	beq.n	8005500 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691a      	ldr	r2, [r3, #16]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80054de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80054e8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80054ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6911      	ldr	r1, [r2, #16]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	430b      	orrs	r3, r1
 80054fa:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80054fe:	e013      	b.n	8005528 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800550e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6812      	ldr	r2, [r2, #0]
 800551c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005520:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005524:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800552e:	2b01      	cmp	r3, #1
 8005530:	d12a      	bne.n	8005588 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800553c:	f023 0304 	bic.w	r3, r3, #4
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005548:	4311      	orrs	r1, r2
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800554e:	4311      	orrs	r1, r2
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005554:	430a      	orrs	r2, r1
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	611a      	str	r2, [r3, #16]
 8005562:	e019      	b.n	8005598 <HAL_ADC_Init+0x324>
 8005564:	20000000 	.word	0x20000000
 8005568:	053e2d63 	.word	0x053e2d63
 800556c:	50000100 	.word	0x50000100
 8005570:	50000400 	.word	0x50000400
 8005574:	50000500 	.word	0x50000500
 8005578:	50000600 	.word	0x50000600
 800557c:	50000300 	.word	0x50000300
 8005580:	50000700 	.word	0x50000700
 8005584:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	691a      	ldr	r2, [r3, #16]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0201 	bic.w	r2, r2, #1
 8005596:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d10c      	bne.n	80055ba <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a6:	f023 010f 	bic.w	r1, r3, #15
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	1e5a      	subs	r2, r3, #1
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	631a      	str	r2, [r3, #48]	; 0x30
 80055b8:	e007      	b.n	80055ca <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f022 020f 	bic.w	r2, r2, #15
 80055c8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ce:	f023 0303 	bic.w	r3, r3, #3
 80055d2:	f043 0201 	orr.w	r2, r3, #1
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80055da:	e007      	b.n	80055ec <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e0:	f043 0210 	orr.w	r2, r3, #16
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80055ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3724      	adds	r7, #36	; 0x24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd90      	pop	{r4, r7, pc}
 80055f6:	bf00      	nop

080055f8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005608:	d004      	beq.n	8005614 <HAL_ADC_Start+0x1c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a67      	ldr	r2, [pc, #412]	; (80057ac <HAL_ADC_Start+0x1b4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d101      	bne.n	8005618 <HAL_ADC_Start+0x20>
 8005614:	4b66      	ldr	r3, [pc, #408]	; (80057b0 <HAL_ADC_Start+0x1b8>)
 8005616:	e000      	b.n	800561a <HAL_ADC_Start+0x22>
 8005618:	4b66      	ldr	r3, [pc, #408]	; (80057b4 <HAL_ADC_Start+0x1bc>)
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff fd10 	bl	8005040 <LL_ADC_GetMultimode>
 8005620:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff fdea 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	f040 80b4 	bne.w	800579c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800563a:	2b01      	cmp	r3, #1
 800563c:	d101      	bne.n	8005642 <HAL_ADC_Start+0x4a>
 800563e:	2302      	movs	r3, #2
 8005640:	e0af      	b.n	80057a2 <HAL_ADC_Start+0x1aa>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fefc 	bl	8006448 <ADC_Enable>
 8005650:	4603      	mov	r3, r0
 8005652:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005654:	7dfb      	ldrb	r3, [r7, #23]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f040 809b 	bne.w	8005792 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005660:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005664:	f023 0301 	bic.w	r3, r3, #1
 8005668:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a4d      	ldr	r2, [pc, #308]	; (80057ac <HAL_ADC_Start+0x1b4>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d009      	beq.n	800568e <HAL_ADC_Start+0x96>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a4e      	ldr	r2, [pc, #312]	; (80057b8 <HAL_ADC_Start+0x1c0>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d002      	beq.n	800568a <HAL_ADC_Start+0x92>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	e003      	b.n	8005692 <HAL_ADC_Start+0x9a>
 800568a:	4b4c      	ldr	r3, [pc, #304]	; (80057bc <HAL_ADC_Start+0x1c4>)
 800568c:	e001      	b.n	8005692 <HAL_ADC_Start+0x9a>
 800568e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	4293      	cmp	r3, r2
 8005698:	d002      	beq.n	80056a0 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d105      	bne.n	80056ac <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b8:	d106      	bne.n	80056c8 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056be:	f023 0206 	bic.w	r2, r3, #6
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	661a      	str	r2, [r3, #96]	; 0x60
 80056c6:	e002      	b.n	80056ce <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	221c      	movs	r2, #28
 80056d4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a32      	ldr	r2, [pc, #200]	; (80057ac <HAL_ADC_Start+0x1b4>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d009      	beq.n	80056fc <HAL_ADC_Start+0x104>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a32      	ldr	r2, [pc, #200]	; (80057b8 <HAL_ADC_Start+0x1c0>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d002      	beq.n	80056f8 <HAL_ADC_Start+0x100>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	e003      	b.n	8005700 <HAL_ADC_Start+0x108>
 80056f8:	4b30      	ldr	r3, [pc, #192]	; (80057bc <HAL_ADC_Start+0x1c4>)
 80056fa:	e001      	b.n	8005700 <HAL_ADC_Start+0x108>
 80056fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6812      	ldr	r2, [r2, #0]
 8005704:	4293      	cmp	r3, r2
 8005706:	d008      	beq.n	800571a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d005      	beq.n	800571a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b05      	cmp	r3, #5
 8005712:	d002      	beq.n	800571a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	2b09      	cmp	r3, #9
 8005718:	d114      	bne.n	8005744 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d007      	beq.n	8005738 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005730:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff fd37 	bl	80051b0 <LL_ADC_REG_StartConversion>
 8005742:	e02d      	b.n	80057a0 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005748:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a15      	ldr	r2, [pc, #84]	; (80057ac <HAL_ADC_Start+0x1b4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d009      	beq.n	800576e <HAL_ADC_Start+0x176>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <HAL_ADC_Start+0x1c0>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d002      	beq.n	800576a <HAL_ADC_Start+0x172>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	e003      	b.n	8005772 <HAL_ADC_Start+0x17a>
 800576a:	4b14      	ldr	r3, [pc, #80]	; (80057bc <HAL_ADC_Start+0x1c4>)
 800576c:	e001      	b.n	8005772 <HAL_ADC_Start+0x17a>
 800576e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005772:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00f      	beq.n	80057a0 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005784:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005788:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005790:	e006      	b.n	80057a0 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800579a:	e001      	b.n	80057a0 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800579c:	2302      	movs	r3, #2
 800579e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80057a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	50000100 	.word	0x50000100
 80057b0:	50000300 	.word	0x50000300
 80057b4:	50000700 	.word	0x50000700
 80057b8:	50000500 	.word	0x50000500
 80057bc:	50000400 	.word	0x50000400

080057c0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_ADC_Stop+0x16>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e023      	b.n	800581e <HAL_ADC_Stop+0x5e>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80057de:	2103      	movs	r1, #3
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fd75 	bl	80062d0 <ADC_ConversionStop>
 80057e6:	4603      	mov	r3, r0
 80057e8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d111      	bne.n	8005814 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fe8b 	bl	800650c <ADC_Disable>
 80057f6:	4603      	mov	r3, r0
 80057f8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d109      	bne.n	8005814 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005804:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005808:	f023 0301 	bic.w	r3, r3, #1
 800580c:	f043 0201 	orr.w	r2, r3, #1
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800581c:	7bfb      	ldrb	r3, [r7, #15]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
	...

08005828 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b088      	sub	sp, #32
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800583a:	d004      	beq.n	8005846 <HAL_ADC_PollForConversion+0x1e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a77      	ldr	r2, [pc, #476]	; (8005a20 <HAL_ADC_PollForConversion+0x1f8>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d101      	bne.n	800584a <HAL_ADC_PollForConversion+0x22>
 8005846:	4b77      	ldr	r3, [pc, #476]	; (8005a24 <HAL_ADC_PollForConversion+0x1fc>)
 8005848:	e000      	b.n	800584c <HAL_ADC_PollForConversion+0x24>
 800584a:	4b77      	ldr	r3, [pc, #476]	; (8005a28 <HAL_ADC_PollForConversion+0x200>)
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff fbf7 	bl	8005040 <LL_ADC_GetMultimode>
 8005852:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	2b08      	cmp	r3, #8
 800585a:	d102      	bne.n	8005862 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800585c:	2308      	movs	r3, #8
 800585e:	61fb      	str	r3, [r7, #28]
 8005860:	e037      	b.n	80058d2 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	2b05      	cmp	r3, #5
 800586c:	d002      	beq.n	8005874 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2b09      	cmp	r3, #9
 8005872:	d111      	bne.n	8005898 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d007      	beq.n	8005892 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005886:	f043 0220 	orr.w	r2, r3, #32
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e0c1      	b.n	8005a16 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005892:	2304      	movs	r3, #4
 8005894:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005896:	e01c      	b.n	80058d2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058a0:	d004      	beq.n	80058ac <HAL_ADC_PollForConversion+0x84>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a5e      	ldr	r2, [pc, #376]	; (8005a20 <HAL_ADC_PollForConversion+0x1f8>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d101      	bne.n	80058b0 <HAL_ADC_PollForConversion+0x88>
 80058ac:	4b5d      	ldr	r3, [pc, #372]	; (8005a24 <HAL_ADC_PollForConversion+0x1fc>)
 80058ae:	e000      	b.n	80058b2 <HAL_ADC_PollForConversion+0x8a>
 80058b0:	4b5d      	ldr	r3, [pc, #372]	; (8005a28 <HAL_ADC_PollForConversion+0x200>)
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7ff fbd2 	bl	800505c <LL_ADC_GetMultiDMATransfer>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d007      	beq.n	80058ce <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058c2:	f043 0220 	orr.w	r2, r3, #32
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e0a3      	b.n	8005a16 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80058ce:	2304      	movs	r3, #4
 80058d0:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80058d2:	f7ff fa23 	bl	8004d1c <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80058d8:	e021      	b.n	800591e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	d01d      	beq.n	800591e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80058e2:	f7ff fa1b 	bl	8004d1c <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d302      	bcc.n	80058f8 <HAL_ADC_PollForConversion+0xd0>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d112      	bne.n	800591e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	4013      	ands	r3, r2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10b      	bne.n	800591e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590a:	f043 0204 	orr.w	r2, r3, #4
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e07b      	b.n	8005a16 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	4013      	ands	r3, r2
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0d6      	beq.n	80058da <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005930:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff faed 	bl	8004f1c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d01c      	beq.n	8005982 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	7f5b      	ldrb	r3, [r3, #29]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d118      	bne.n	8005982 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b08      	cmp	r3, #8
 800595c:	d111      	bne.n	8005982 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005962:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800596e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d105      	bne.n	8005982 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800597a:	f043 0201 	orr.w	r2, r3, #1
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a26      	ldr	r2, [pc, #152]	; (8005a20 <HAL_ADC_PollForConversion+0x1f8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d009      	beq.n	80059a0 <HAL_ADC_PollForConversion+0x178>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a26      	ldr	r2, [pc, #152]	; (8005a2c <HAL_ADC_PollForConversion+0x204>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d002      	beq.n	800599c <HAL_ADC_PollForConversion+0x174>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	e003      	b.n	80059a4 <HAL_ADC_PollForConversion+0x17c>
 800599c:	4b24      	ldr	r3, [pc, #144]	; (8005a30 <HAL_ADC_PollForConversion+0x208>)
 800599e:	e001      	b.n	80059a4 <HAL_ADC_PollForConversion+0x17c>
 80059a0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	6812      	ldr	r2, [r2, #0]
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d008      	beq.n	80059be <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d005      	beq.n	80059be <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2b05      	cmp	r3, #5
 80059b6:	d002      	beq.n	80059be <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b09      	cmp	r3, #9
 80059bc:	d104      	bne.n	80059c8 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	61bb      	str	r3, [r7, #24]
 80059c6:	e014      	b.n	80059f2 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a14      	ldr	r2, [pc, #80]	; (8005a20 <HAL_ADC_PollForConversion+0x1f8>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_ADC_PollForConversion+0x1be>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a15      	ldr	r2, [pc, #84]	; (8005a2c <HAL_ADC_PollForConversion+0x204>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d002      	beq.n	80059e2 <HAL_ADC_PollForConversion+0x1ba>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	e003      	b.n	80059ea <HAL_ADC_PollForConversion+0x1c2>
 80059e2:	4b13      	ldr	r3, [pc, #76]	; (8005a30 <HAL_ADC_PollForConversion+0x208>)
 80059e4:	e001      	b.n	80059ea <HAL_ADC_PollForConversion+0x1c2>
 80059e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80059ea:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d104      	bne.n	8005a02 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2208      	movs	r2, #8
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	e008      	b.n	8005a14 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d103      	bne.n	8005a14 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	220c      	movs	r2, #12
 8005a12:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3720      	adds	r7, #32
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	50000100 	.word	0x50000100
 8005a24:	50000300 	.word	0x50000300
 8005a28:	50000700 	.word	0x50000700
 8005a2c:	50000500 	.word	0x50000500
 8005a30:	50000400 	.word	0x50000400

08005a34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
	...

08005a50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b0b6      	sub	sp, #216	; 0xd8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005a60:	2300      	movs	r3, #0
 8005a62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d102      	bne.n	8005a74 <HAL_ADC_ConfigChannel+0x24>
 8005a6e:	2302      	movs	r3, #2
 8005a70:	f000 bc13 	b.w	800629a <HAL_ADC_ConfigChannel+0x84a>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff fbbd 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f040 83f3 	bne.w	8006274 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6818      	ldr	r0, [r3, #0]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6859      	ldr	r1, [r3, #4]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f7ff fa51 	bl	8004f42 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fbab 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 8005aaa:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7ff fbcb 	bl	800524e <LL_ADC_INJ_IsConversionOngoing>
 8005ab8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005abc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f040 81d9 	bne.w	8005e78 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ac6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 81d4 	bne.w	8005e78 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ad8:	d10f      	bne.n	8005afa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6818      	ldr	r0, [r3, #0]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	f7ff fa58 	bl	8004f9a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff f9ff 	bl	8004ef6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005af8:	e00e      	b.n	8005b18 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6818      	ldr	r0, [r3, #0]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	6819      	ldr	r1, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	461a      	mov	r2, r3
 8005b08:	f7ff fa47 	bl	8004f9a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2100      	movs	r1, #0
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7ff f9ef 	bl	8004ef6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	695a      	ldr	r2, [r3, #20]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	08db      	lsrs	r3, r3, #3
 8005b24:	f003 0303 	and.w	r3, r3, #3
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	d022      	beq.n	8005b80 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6818      	ldr	r0, [r3, #0]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	6919      	ldr	r1, [r3, #16]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005b4a:	f7ff f949 	bl	8004de0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6919      	ldr	r1, [r3, #16]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f7ff f995 	bl	8004e8a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6818      	ldr	r0, [r3, #0]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	6919      	ldr	r1, [r3, #16]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	7f1b      	ldrb	r3, [r3, #28]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d102      	bne.n	8005b76 <HAL_ADC_ConfigChannel+0x126>
 8005b70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b74:	e000      	b.n	8005b78 <HAL_ADC_ConfigChannel+0x128>
 8005b76:	2300      	movs	r3, #0
 8005b78:	461a      	mov	r2, r3
 8005b7a:	f7ff f9a1 	bl	8004ec0 <LL_ADC_SetOffsetSaturation>
 8005b7e:	e17b      	b.n	8005e78 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2100      	movs	r1, #0
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7ff f94e 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10a      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x15c>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff f943 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	0e9b      	lsrs	r3, r3, #26
 8005ba6:	f003 021f 	and.w	r2, r3, #31
 8005baa:	e01e      	b.n	8005bea <HAL_ADC_ConfigChannel+0x19a>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2100      	movs	r1, #0
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7ff f938 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005bc2:	fa93 f3a3 	rbit	r3, r3
 8005bc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 8005bca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005bce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 8005bd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 8005bda:	2320      	movs	r3, #32
 8005bdc:	e004      	b.n	8005be8 <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8005bde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005be2:	fab3 f383 	clz	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d105      	bne.n	8005c02 <HAL_ADC_ConfigChannel+0x1b2>
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	0e9b      	lsrs	r3, r3, #26
 8005bfc:	f003 031f 	and.w	r3, r3, #31
 8005c00:	e018      	b.n	8005c34 <HAL_ADC_ConfigChannel+0x1e4>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c0e:	fa93 f3a3 	rbit	r3, r3
 8005c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005c16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005c1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005c26:	2320      	movs	r3, #32
 8005c28:	e004      	b.n	8005c34 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005c2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005c2e:	fab3 f383 	clz	r3, r3
 8005c32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d106      	bne.n	8005c46 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2100      	movs	r1, #0
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7ff f907 	bl	8004e54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2101      	movs	r1, #1
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7ff f8eb 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005c52:	4603      	mov	r3, r0
 8005c54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10a      	bne.n	8005c72 <HAL_ADC_ConfigChannel+0x222>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2101      	movs	r1, #1
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7ff f8e0 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	0e9b      	lsrs	r3, r3, #26
 8005c6c:	f003 021f 	and.w	r2, r3, #31
 8005c70:	e01e      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0x260>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2101      	movs	r1, #1
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f7ff f8d5 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005c88:	fa93 f3a3 	rbit	r3, r3
 8005c8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005c90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005c98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d101      	bne.n	8005ca4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005ca0:	2320      	movs	r3, #32
 8005ca2:	e004      	b.n	8005cae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005ca4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005ca8:	fab3 f383 	clz	r3, r3
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d105      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x278>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	0e9b      	lsrs	r3, r3, #26
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	e018      	b.n	8005cfa <HAL_ADC_ConfigChannel+0x2aa>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005cd4:	fa93 f3a3 	rbit	r3, r3
 8005cd8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005cdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005cec:	2320      	movs	r3, #32
 8005cee:	e004      	b.n	8005cfa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005cf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005cf4:	fab3 f383 	clz	r3, r3
 8005cf8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d106      	bne.n	8005d0c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2200      	movs	r2, #0
 8005d04:	2101      	movs	r1, #1
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff f8a4 	bl	8004e54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2102      	movs	r1, #2
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff f888 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10a      	bne.n	8005d38 <HAL_ADC_ConfigChannel+0x2e8>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2102      	movs	r1, #2
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff f87d 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	0e9b      	lsrs	r3, r3, #26
 8005d32:	f003 021f 	and.w	r2, r3, #31
 8005d36:	e01e      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x326>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2102      	movs	r1, #2
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff f872 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005d44:	4603      	mov	r3, r0
 8005d46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d4e:	fa93 f3a3 	rbit	r3, r3
 8005d52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005d56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005d5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005d66:	2320      	movs	r3, #32
 8005d68:	e004      	b.n	8005d74 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005d6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d6e:	fab3 f383 	clz	r3, r3
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d105      	bne.n	8005d8e <HAL_ADC_ConfigChannel+0x33e>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	0e9b      	lsrs	r3, r3, #26
 8005d88:	f003 031f 	and.w	r3, r3, #31
 8005d8c:	e016      	b.n	8005dbc <HAL_ADC_ConfigChannel+0x36c>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005d9a:	fa93 f3a3 	rbit	r3, r3
 8005d9e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005da0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005da2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005da6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005dae:	2320      	movs	r3, #32
 8005db0:	e004      	b.n	8005dbc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005db6:	fab3 f383 	clz	r3, r3
 8005dba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d106      	bne.n	8005dce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	2102      	movs	r1, #2
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff f843 	bl	8004e54 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2103      	movs	r1, #3
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff f827 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d10a      	bne.n	8005dfa <HAL_ADC_ConfigChannel+0x3aa>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2103      	movs	r1, #3
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff f81c 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005df0:	4603      	mov	r3, r0
 8005df2:	0e9b      	lsrs	r3, r3, #26
 8005df4:	f003 021f 	and.w	r2, r3, #31
 8005df8:	e017      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x3da>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2103      	movs	r1, #3
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff f811 	bl	8004e28 <LL_ADC_GetOffsetChannel>
 8005e06:	4603      	mov	r3, r0
 8005e08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e0c:	fa93 f3a3 	rbit	r3, r3
 8005e10:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005e12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e14:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005e16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005e1c:	2320      	movs	r3, #32
 8005e1e:	e003      	b.n	8005e28 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005e20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e22:	fab3 f383 	clz	r3, r3
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d105      	bne.n	8005e42 <HAL_ADC_ConfigChannel+0x3f2>
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	0e9b      	lsrs	r3, r3, #26
 8005e3c:	f003 031f 	and.w	r3, r3, #31
 8005e40:	e011      	b.n	8005e66 <HAL_ADC_ConfigChannel+0x416>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e4a:	fa93 f3a3 	rbit	r3, r3
 8005e4e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005e50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e52:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005e5a:	2320      	movs	r3, #32
 8005e5c:	e003      	b.n	8005e66 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e60:	fab3 f383 	clz	r3, r3
 8005e64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d106      	bne.n	8005e78 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	2103      	movs	r1, #3
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fe ffee 	bl	8004e54 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff f971 	bl	8005164 <LL_ADC_IsEnabled>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f040 813d 	bne.w	8006104 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6818      	ldr	r0, [r3, #0]
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6819      	ldr	r1, [r3, #0]
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	461a      	mov	r2, r3
 8005e98:	f7ff f8aa 	bl	8004ff0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	4aa2      	ldr	r2, [pc, #648]	; (800612c <HAL_ADC_ConfigChannel+0x6dc>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	f040 812e 	bne.w	8006104 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10b      	bne.n	8005ed0 <HAL_ADC_ConfigChannel+0x480>
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	0e9b      	lsrs	r3, r3, #26
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	f003 031f 	and.w	r3, r3, #31
 8005ec4:	2b09      	cmp	r3, #9
 8005ec6:	bf94      	ite	ls
 8005ec8:	2301      	movls	r3, #1
 8005eca:	2300      	movhi	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e019      	b.n	8005f04 <HAL_ADC_ConfigChannel+0x4b4>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ed8:	fa93 f3a3 	rbit	r3, r3
 8005edc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005ede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ee0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005ee2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d101      	bne.n	8005eec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005ee8:	2320      	movs	r3, #32
 8005eea:	e003      	b.n	8005ef4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005eec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005eee:	fab3 f383 	clz	r3, r3
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	f003 031f 	and.w	r3, r3, #31
 8005efa:	2b09      	cmp	r3, #9
 8005efc:	bf94      	ite	ls
 8005efe:	2301      	movls	r3, #1
 8005f00:	2300      	movhi	r3, #0
 8005f02:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d079      	beq.n	8005ffc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d107      	bne.n	8005f24 <HAL_ADC_ConfigChannel+0x4d4>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	0e9b      	lsrs	r3, r3, #26
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	069b      	lsls	r3, r3, #26
 8005f1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005f22:	e015      	b.n	8005f50 <HAL_ADC_ConfigChannel+0x500>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f2c:	fa93 f3a3 	rbit	r3, r3
 8005f30:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005f32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f34:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005f36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005f3c:	2320      	movs	r3, #32
 8005f3e:	e003      	b.n	8005f48 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005f40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f42:	fab3 f383 	clz	r3, r3
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	3301      	adds	r3, #1
 8005f4a:	069b      	lsls	r3, r3, #26
 8005f4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d109      	bne.n	8005f70 <HAL_ADC_ConfigChannel+0x520>
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	0e9b      	lsrs	r3, r3, #26
 8005f62:	3301      	adds	r3, #1
 8005f64:	f003 031f 	and.w	r3, r3, #31
 8005f68:	2101      	movs	r1, #1
 8005f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f6e:	e017      	b.n	8005fa0 <HAL_ADC_ConfigChannel+0x550>
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f78:	fa93 f3a3 	rbit	r3, r3
 8005f7c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005f7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f80:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d101      	bne.n	8005f8c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005f88:	2320      	movs	r3, #32
 8005f8a:	e003      	b.n	8005f94 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f8e:	fab3 f383 	clz	r3, r3
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	3301      	adds	r3, #1
 8005f96:	f003 031f 	and.w	r3, r3, #31
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa0:	ea42 0103 	orr.w	r1, r2, r3
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10a      	bne.n	8005fc6 <HAL_ADC_ConfigChannel+0x576>
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	0e9b      	lsrs	r3, r3, #26
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	f003 021f 	and.w	r2, r3, #31
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	005b      	lsls	r3, r3, #1
 8005fc0:	4413      	add	r3, r2
 8005fc2:	051b      	lsls	r3, r3, #20
 8005fc4:	e018      	b.n	8005ff8 <HAL_ADC_ConfigChannel+0x5a8>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fce:	fa93 f3a3 	rbit	r3, r3
 8005fd2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005fd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005fde:	2320      	movs	r3, #32
 8005fe0:	e003      	b.n	8005fea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fe4:	fab3 f383 	clz	r3, r3
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	3301      	adds	r3, #1
 8005fec:	f003 021f 	and.w	r2, r3, #31
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	005b      	lsls	r3, r3, #1
 8005ff4:	4413      	add	r3, r2
 8005ff6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	e07e      	b.n	80060fa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006004:	2b00      	cmp	r3, #0
 8006006:	d107      	bne.n	8006018 <HAL_ADC_ConfigChannel+0x5c8>
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	0e9b      	lsrs	r3, r3, #26
 800600e:	3301      	adds	r3, #1
 8006010:	069b      	lsls	r3, r3, #26
 8006012:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006016:	e015      	b.n	8006044 <HAL_ADC_ConfigChannel+0x5f4>
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800601e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006020:	fa93 f3a3 	rbit	r3, r3
 8006024:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006028:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800602a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602c:	2b00      	cmp	r3, #0
 800602e:	d101      	bne.n	8006034 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006030:	2320      	movs	r3, #32
 8006032:	e003      	b.n	800603c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006036:	fab3 f383 	clz	r3, r3
 800603a:	b2db      	uxtb	r3, r3
 800603c:	3301      	adds	r3, #1
 800603e:	069b      	lsls	r3, r3, #26
 8006040:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800604c:	2b00      	cmp	r3, #0
 800604e:	d109      	bne.n	8006064 <HAL_ADC_ConfigChannel+0x614>
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	0e9b      	lsrs	r3, r3, #26
 8006056:	3301      	adds	r3, #1
 8006058:	f003 031f 	and.w	r3, r3, #31
 800605c:	2101      	movs	r1, #1
 800605e:	fa01 f303 	lsl.w	r3, r1, r3
 8006062:	e017      	b.n	8006094 <HAL_ADC_ConfigChannel+0x644>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	fa93 f3a3 	rbit	r3, r3
 8006070:	61fb      	str	r3, [r7, #28]
  return result;
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800607c:	2320      	movs	r3, #32
 800607e:	e003      	b.n	8006088 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006082:	fab3 f383 	clz	r3, r3
 8006086:	b2db      	uxtb	r3, r3
 8006088:	3301      	adds	r3, #1
 800608a:	f003 031f 	and.w	r3, r3, #31
 800608e:	2101      	movs	r1, #1
 8006090:	fa01 f303 	lsl.w	r3, r1, r3
 8006094:	ea42 0103 	orr.w	r1, r2, r3
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10d      	bne.n	80060c0 <HAL_ADC_ConfigChannel+0x670>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	0e9b      	lsrs	r3, r3, #26
 80060aa:	3301      	adds	r3, #1
 80060ac:	f003 021f 	and.w	r2, r3, #31
 80060b0:	4613      	mov	r3, r2
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	4413      	add	r3, r2
 80060b6:	3b1e      	subs	r3, #30
 80060b8:	051b      	lsls	r3, r3, #20
 80060ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80060be:	e01b      	b.n	80060f8 <HAL_ADC_ConfigChannel+0x6a8>
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	fa93 f3a3 	rbit	r3, r3
 80060cc:	613b      	str	r3, [r7, #16]
  return result;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80060d8:	2320      	movs	r3, #32
 80060da:	e003      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	fab3 f383 	clz	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	3301      	adds	r3, #1
 80060e6:	f003 021f 	and.w	r2, r3, #31
 80060ea:	4613      	mov	r3, r2
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	4413      	add	r3, r2
 80060f0:	3b1e      	subs	r3, #30
 80060f2:	051b      	lsls	r3, r3, #20
 80060f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80060f8:	430b      	orrs	r3, r1
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	6892      	ldr	r2, [r2, #8]
 80060fe:	4619      	mov	r1, r3
 8006100:	f7fe ff4b 	bl	8004f9a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	4b09      	ldr	r3, [pc, #36]	; (8006130 <HAL_ADC_ConfigChannel+0x6e0>)
 800610a:	4013      	ands	r3, r2
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 80be 	beq.w	800628e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800611a:	d004      	beq.n	8006126 <HAL_ADC_ConfigChannel+0x6d6>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a04      	ldr	r2, [pc, #16]	; (8006134 <HAL_ADC_ConfigChannel+0x6e4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d10a      	bne.n	800613c <HAL_ADC_ConfigChannel+0x6ec>
 8006126:	4b04      	ldr	r3, [pc, #16]	; (8006138 <HAL_ADC_ConfigChannel+0x6e8>)
 8006128:	e009      	b.n	800613e <HAL_ADC_ConfigChannel+0x6ee>
 800612a:	bf00      	nop
 800612c:	407f0000 	.word	0x407f0000
 8006130:	80080000 	.word	0x80080000
 8006134:	50000100 	.word	0x50000100
 8006138:	50000300 	.word	0x50000300
 800613c:	4b59      	ldr	r3, [pc, #356]	; (80062a4 <HAL_ADC_ConfigChannel+0x854>)
 800613e:	4618      	mov	r0, r3
 8006140:	f7fe fe40 	bl	8004dc4 <LL_ADC_GetCommonPathInternalCh>
 8006144:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a56      	ldr	r2, [pc, #344]	; (80062a8 <HAL_ADC_ConfigChannel+0x858>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d004      	beq.n	800615c <HAL_ADC_ConfigChannel+0x70c>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a55      	ldr	r2, [pc, #340]	; (80062ac <HAL_ADC_ConfigChannel+0x85c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d13a      	bne.n	80061d2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800615c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006160:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d134      	bne.n	80061d2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006170:	d005      	beq.n	800617e <HAL_ADC_ConfigChannel+0x72e>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a4e      	ldr	r2, [pc, #312]	; (80062b0 <HAL_ADC_ConfigChannel+0x860>)
 8006178:	4293      	cmp	r3, r2
 800617a:	f040 8085 	bne.w	8006288 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006186:	d004      	beq.n	8006192 <HAL_ADC_ConfigChannel+0x742>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a49      	ldr	r2, [pc, #292]	; (80062b4 <HAL_ADC_ConfigChannel+0x864>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d101      	bne.n	8006196 <HAL_ADC_ConfigChannel+0x746>
 8006192:	4a49      	ldr	r2, [pc, #292]	; (80062b8 <HAL_ADC_ConfigChannel+0x868>)
 8006194:	e000      	b.n	8006198 <HAL_ADC_ConfigChannel+0x748>
 8006196:	4a43      	ldr	r2, [pc, #268]	; (80062a4 <HAL_ADC_ConfigChannel+0x854>)
 8006198:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800619c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80061a0:	4619      	mov	r1, r3
 80061a2:	4610      	mov	r0, r2
 80061a4:	f7fe fdfb 	bl	8004d9e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061a8:	4b44      	ldr	r3, [pc, #272]	; (80062bc <HAL_ADC_ConfigChannel+0x86c>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	099b      	lsrs	r3, r3, #6
 80061ae:	4a44      	ldr	r2, [pc, #272]	; (80062c0 <HAL_ADC_ConfigChannel+0x870>)
 80061b0:	fba2 2303 	umull	r2, r3, r2, r3
 80061b4:	099b      	lsrs	r3, r3, #6
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	4613      	mov	r3, r2
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80061c2:	e002      	b.n	80061ca <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	3b01      	subs	r3, #1
 80061c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f9      	bne.n	80061c4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80061d0:	e05a      	b.n	8006288 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a3b      	ldr	r2, [pc, #236]	; (80062c4 <HAL_ADC_ConfigChannel+0x874>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d125      	bne.n	8006228 <HAL_ADC_ConfigChannel+0x7d8>
 80061dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80061e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d11f      	bne.n	8006228 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a31      	ldr	r2, [pc, #196]	; (80062b4 <HAL_ADC_ConfigChannel+0x864>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d104      	bne.n	80061fc <HAL_ADC_ConfigChannel+0x7ac>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a34      	ldr	r2, [pc, #208]	; (80062c8 <HAL_ADC_ConfigChannel+0x878>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d047      	beq.n	800628c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006204:	d004      	beq.n	8006210 <HAL_ADC_ConfigChannel+0x7c0>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a2a      	ldr	r2, [pc, #168]	; (80062b4 <HAL_ADC_ConfigChannel+0x864>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d101      	bne.n	8006214 <HAL_ADC_ConfigChannel+0x7c4>
 8006210:	4a29      	ldr	r2, [pc, #164]	; (80062b8 <HAL_ADC_ConfigChannel+0x868>)
 8006212:	e000      	b.n	8006216 <HAL_ADC_ConfigChannel+0x7c6>
 8006214:	4a23      	ldr	r2, [pc, #140]	; (80062a4 <HAL_ADC_ConfigChannel+0x854>)
 8006216:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800621a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800621e:	4619      	mov	r1, r3
 8006220:	4610      	mov	r0, r2
 8006222:	f7fe fdbc 	bl	8004d9e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006226:	e031      	b.n	800628c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a27      	ldr	r2, [pc, #156]	; (80062cc <HAL_ADC_ConfigChannel+0x87c>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d12d      	bne.n	800628e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d127      	bne.n	800628e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a1c      	ldr	r2, [pc, #112]	; (80062b4 <HAL_ADC_ConfigChannel+0x864>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d022      	beq.n	800628e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006250:	d004      	beq.n	800625c <HAL_ADC_ConfigChannel+0x80c>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a17      	ldr	r2, [pc, #92]	; (80062b4 <HAL_ADC_ConfigChannel+0x864>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d101      	bne.n	8006260 <HAL_ADC_ConfigChannel+0x810>
 800625c:	4a16      	ldr	r2, [pc, #88]	; (80062b8 <HAL_ADC_ConfigChannel+0x868>)
 800625e:	e000      	b.n	8006262 <HAL_ADC_ConfigChannel+0x812>
 8006260:	4a10      	ldr	r2, [pc, #64]	; (80062a4 <HAL_ADC_ConfigChannel+0x854>)
 8006262:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006266:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800626a:	4619      	mov	r1, r3
 800626c:	4610      	mov	r0, r2
 800626e:	f7fe fd96 	bl	8004d9e <LL_ADC_SetCommonPathInternalCh>
 8006272:	e00c      	b.n	800628e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006278:	f043 0220 	orr.w	r2, r3, #32
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8006286:	e002      	b.n	800628e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006288:	bf00      	nop
 800628a:	e000      	b.n	800628e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800628c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006296:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800629a:	4618      	mov	r0, r3
 800629c:	37d8      	adds	r7, #216	; 0xd8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	50000700 	.word	0x50000700
 80062a8:	c3210000 	.word	0xc3210000
 80062ac:	90c00010 	.word	0x90c00010
 80062b0:	50000600 	.word	0x50000600
 80062b4:	50000100 	.word	0x50000100
 80062b8:	50000300 	.word	0x50000300
 80062bc:	20000000 	.word	0x20000000
 80062c0:	053e2d63 	.word	0x053e2d63
 80062c4:	c7520000 	.word	0xc7520000
 80062c8:	50000500 	.word	0x50000500
 80062cc:	cb840000 	.word	0xcb840000

080062d0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80062da:	2300      	movs	r3, #0
 80062dc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fe ff8a 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 80062ec:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fe ffab 	bl	800524e <LL_ADC_INJ_IsConversionOngoing>
 80062f8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d103      	bne.n	8006308 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 8098 	beq.w	8006438 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d02a      	beq.n	800636c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	7f5b      	ldrb	r3, [r3, #29]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d126      	bne.n	800636c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	7f1b      	ldrb	r3, [r3, #28]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d122      	bne.n	800636c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006326:	2301      	movs	r3, #1
 8006328:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800632a:	e014      	b.n	8006356 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	4a45      	ldr	r2, [pc, #276]	; (8006444 <ADC_ConversionStop+0x174>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d90d      	bls.n	8006350 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006338:	f043 0210 	orr.w	r2, r3, #16
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006344:	f043 0201 	orr.w	r2, r3, #1
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e074      	b.n	800643a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	3301      	adds	r3, #1
 8006354:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006360:	2b40      	cmp	r3, #64	; 0x40
 8006362:	d1e3      	bne.n	800632c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2240      	movs	r2, #64	; 0x40
 800636a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	2b02      	cmp	r3, #2
 8006370:	d014      	beq.n	800639c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f7fe ff42 	bl	8005200 <LL_ADC_REG_IsConversionOngoing>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00c      	beq.n	800639c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4618      	mov	r0, r3
 8006388:	f7fe feff 	bl	800518a <LL_ADC_IsDisableOngoing>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d104      	bne.n	800639c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7fe ff1e 	bl	80051d8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d014      	beq.n	80063cc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fe ff51 	bl	800524e <LL_ADC_INJ_IsConversionOngoing>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00c      	beq.n	80063cc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fe fee7 	bl	800518a <LL_ADC_IsDisableOngoing>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d104      	bne.n	80063cc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7fe ff2d 	bl	8005226 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d005      	beq.n	80063de <ADC_ConversionStop+0x10e>
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	2b03      	cmp	r3, #3
 80063d6:	d105      	bne.n	80063e4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80063d8:	230c      	movs	r3, #12
 80063da:	617b      	str	r3, [r7, #20]
        break;
 80063dc:	e005      	b.n	80063ea <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80063de:	2308      	movs	r3, #8
 80063e0:	617b      	str	r3, [r7, #20]
        break;
 80063e2:	e002      	b.n	80063ea <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80063e4:	2304      	movs	r3, #4
 80063e6:	617b      	str	r3, [r7, #20]
        break;
 80063e8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80063ea:	f7fe fc97 	bl	8004d1c <HAL_GetTick>
 80063ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80063f0:	e01b      	b.n	800642a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80063f2:	f7fe fc93 	bl	8004d1c <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	2b05      	cmp	r3, #5
 80063fe:	d914      	bls.n	800642a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	4013      	ands	r3, r2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00d      	beq.n	800642a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006412:	f043 0210 	orr.w	r2, r3, #16
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800641e:	f043 0201 	orr.w	r2, r3, #1
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e007      	b.n	800643a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	4013      	ands	r3, r2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1dc      	bne.n	80063f2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	a33fffff 	.word	0xa33fffff

08006448 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4618      	mov	r0, r3
 8006456:	f7fe fe85 	bl	8005164 <LL_ADC_IsEnabled>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d14d      	bne.n	80064fc <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	4b28      	ldr	r3, [pc, #160]	; (8006508 <ADC_Enable+0xc0>)
 8006468:	4013      	ands	r3, r2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00d      	beq.n	800648a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006472:	f043 0210 	orr.w	r2, r3, #16
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800647e:	f043 0201 	orr.w	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e039      	b.n	80064fe <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f7fe fe40 	bl	8005114 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006494:	f7fe fc42 	bl	8004d1c <HAL_GetTick>
 8006498:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800649a:	e028      	b.n	80064ee <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fe fe5f 	bl	8005164 <LL_ADC_IsEnabled>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d104      	bne.n	80064b6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4618      	mov	r0, r3
 80064b2:	f7fe fe2f 	bl	8005114 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80064b6:	f7fe fc31 	bl	8004d1c <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d914      	bls.n	80064ee <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d00d      	beq.n	80064ee <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064d6:	f043 0210 	orr.w	r2, r3, #16
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064e2:	f043 0201 	orr.w	r2, r3, #1
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e007      	b.n	80064fe <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d1cf      	bne.n	800649c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	8000003f 	.word	0x8000003f

0800650c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4618      	mov	r0, r3
 800651a:	f7fe fe36 	bl	800518a <LL_ADC_IsDisableOngoing>
 800651e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4618      	mov	r0, r3
 8006526:	f7fe fe1d 	bl	8005164 <LL_ADC_IsEnabled>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d047      	beq.n	80065c0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d144      	bne.n	80065c0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 030d 	and.w	r3, r3, #13
 8006540:	2b01      	cmp	r3, #1
 8006542:	d10c      	bne.n	800655e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	f7fe fdf7 	bl	800513c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2203      	movs	r2, #3
 8006554:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006556:	f7fe fbe1 	bl	8004d1c <HAL_GetTick>
 800655a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800655c:	e029      	b.n	80065b2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006562:	f043 0210 	orr.w	r2, r3, #16
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800656e:	f043 0201 	orr.w	r2, r3, #1
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e023      	b.n	80065c2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800657a:	f7fe fbcf 	bl	8004d1c <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	2b02      	cmp	r3, #2
 8006586:	d914      	bls.n	80065b2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00d      	beq.n	80065b2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800659a:	f043 0210 	orr.w	r2, r3, #16
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065a6:	f043 0201 	orr.w	r2, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e007      	b.n	80065c2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1dc      	bne.n	800657a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <LL_ADC_IsEnabled>:
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f003 0301 	and.w	r3, r3, #1
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d101      	bne.n	80065e2 <LL_ADC_IsEnabled+0x18>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <LL_ADC_IsEnabled+0x1a>
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <LL_ADC_REG_IsConversionOngoing>:
{
 80065f0:	b480      	push	{r7}
 80065f2:	b083      	sub	sp, #12
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f003 0304 	and.w	r3, r3, #4
 8006600:	2b04      	cmp	r3, #4
 8006602:	d101      	bne.n	8006608 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006604:	2301      	movs	r3, #1
 8006606:	e000      	b.n	800660a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
	...

08006618 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006618:	b590      	push	{r4, r7, lr}
 800661a:	b0a1      	sub	sp, #132	; 0x84
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006622:	2300      	movs	r3, #0
 8006624:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800662e:	2b01      	cmp	r3, #1
 8006630:	d101      	bne.n	8006636 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006632:	2302      	movs	r3, #2
 8006634:	e0e7      	b.n	8006806 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800663e:	2300      	movs	r3, #0
 8006640:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006642:	2300      	movs	r3, #0
 8006644:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800664e:	d102      	bne.n	8006656 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006650:	4b6f      	ldr	r3, [pc, #444]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006652:	60bb      	str	r3, [r7, #8]
 8006654:	e009      	b.n	800666a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a6e      	ldr	r2, [pc, #440]	; (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d102      	bne.n	8006666 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006660:	4b6d      	ldr	r3, [pc, #436]	; (8006818 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006662:	60bb      	str	r3, [r7, #8]
 8006664:	e001      	b.n	800666a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006666:	2300      	movs	r3, #0
 8006668:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d10b      	bne.n	8006688 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006674:	f043 0220 	orr.w	r2, r3, #32
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e0be      	b.n	8006806 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4618      	mov	r0, r3
 800668c:	f7ff ffb0 	bl	80065f0 <LL_ADC_REG_IsConversionOngoing>
 8006690:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f7ff ffaa 	bl	80065f0 <LL_ADC_REG_IsConversionOngoing>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f040 80a0 	bne.w	80067e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80066a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f040 809c 	bne.w	80067e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066b4:	d004      	beq.n	80066c0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a55      	ldr	r2, [pc, #340]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d101      	bne.n	80066c4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80066c0:	4b56      	ldr	r3, [pc, #344]	; (800681c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80066c2:	e000      	b.n	80066c6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80066c4:	4b56      	ldr	r3, [pc, #344]	; (8006820 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80066c6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d04b      	beq.n	8006768 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80066d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	6859      	ldr	r1, [r3, #4]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066e2:	035b      	lsls	r3, r3, #13
 80066e4:	430b      	orrs	r3, r1
 80066e6:	431a      	orrs	r2, r3
 80066e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066f4:	d004      	beq.n	8006700 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a45      	ldr	r2, [pc, #276]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10f      	bne.n	8006720 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006700:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006704:	f7ff ff61 	bl	80065ca <LL_ADC_IsEnabled>
 8006708:	4604      	mov	r4, r0
 800670a:	4841      	ldr	r0, [pc, #260]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800670c:	f7ff ff5d 	bl	80065ca <LL_ADC_IsEnabled>
 8006710:	4603      	mov	r3, r0
 8006712:	4323      	orrs	r3, r4
 8006714:	2b00      	cmp	r3, #0
 8006716:	bf0c      	ite	eq
 8006718:	2301      	moveq	r3, #1
 800671a:	2300      	movne	r3, #0
 800671c:	b2db      	uxtb	r3, r3
 800671e:	e012      	b.n	8006746 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006720:	483c      	ldr	r0, [pc, #240]	; (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006722:	f7ff ff52 	bl	80065ca <LL_ADC_IsEnabled>
 8006726:	4604      	mov	r4, r0
 8006728:	483b      	ldr	r0, [pc, #236]	; (8006818 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800672a:	f7ff ff4e 	bl	80065ca <LL_ADC_IsEnabled>
 800672e:	4603      	mov	r3, r0
 8006730:	431c      	orrs	r4, r3
 8006732:	483c      	ldr	r0, [pc, #240]	; (8006824 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006734:	f7ff ff49 	bl	80065ca <LL_ADC_IsEnabled>
 8006738:	4603      	mov	r3, r0
 800673a:	4323      	orrs	r3, r4
 800673c:	2b00      	cmp	r3, #0
 800673e:	bf0c      	ite	eq
 8006740:	2301      	moveq	r3, #1
 8006742:	2300      	movne	r3, #0
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d056      	beq.n	80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800674a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006752:	f023 030f 	bic.w	r3, r3, #15
 8006756:	683a      	ldr	r2, [r7, #0]
 8006758:	6811      	ldr	r1, [r2, #0]
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	6892      	ldr	r2, [r2, #8]
 800675e:	430a      	orrs	r2, r1
 8006760:	431a      	orrs	r2, r3
 8006762:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006764:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006766:	e047      	b.n	80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006768:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006770:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006772:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800677c:	d004      	beq.n	8006788 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a23      	ldr	r2, [pc, #140]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d10f      	bne.n	80067a8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006788:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800678c:	f7ff ff1d 	bl	80065ca <LL_ADC_IsEnabled>
 8006790:	4604      	mov	r4, r0
 8006792:	481f      	ldr	r0, [pc, #124]	; (8006810 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006794:	f7ff ff19 	bl	80065ca <LL_ADC_IsEnabled>
 8006798:	4603      	mov	r3, r0
 800679a:	4323      	orrs	r3, r4
 800679c:	2b00      	cmp	r3, #0
 800679e:	bf0c      	ite	eq
 80067a0:	2301      	moveq	r3, #1
 80067a2:	2300      	movne	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	e012      	b.n	80067ce <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80067a8:	481a      	ldr	r0, [pc, #104]	; (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80067aa:	f7ff ff0e 	bl	80065ca <LL_ADC_IsEnabled>
 80067ae:	4604      	mov	r4, r0
 80067b0:	4819      	ldr	r0, [pc, #100]	; (8006818 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80067b2:	f7ff ff0a 	bl	80065ca <LL_ADC_IsEnabled>
 80067b6:	4603      	mov	r3, r0
 80067b8:	431c      	orrs	r4, r3
 80067ba:	481a      	ldr	r0, [pc, #104]	; (8006824 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80067bc:	f7ff ff05 	bl	80065ca <LL_ADC_IsEnabled>
 80067c0:	4603      	mov	r3, r0
 80067c2:	4323      	orrs	r3, r4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bf0c      	ite	eq
 80067c8:	2301      	moveq	r3, #1
 80067ca:	2300      	movne	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d012      	beq.n	80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80067d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80067da:	f023 030f 	bic.w	r3, r3, #15
 80067de:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80067e0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80067e2:	e009      	b.n	80067f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067e8:	f043 0220 	orr.w	r2, r3, #32
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80067f6:	e000      	b.n	80067fa <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80067f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006802:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006806:	4618      	mov	r0, r3
 8006808:	3784      	adds	r7, #132	; 0x84
 800680a:	46bd      	mov	sp, r7
 800680c:	bd90      	pop	{r4, r7, pc}
 800680e:	bf00      	nop
 8006810:	50000100 	.word	0x50000100
 8006814:	50000400 	.word	0x50000400
 8006818:	50000500 	.word	0x50000500
 800681c:	50000300 	.word	0x50000300
 8006820:	50000700 	.word	0x50000700
 8006824:	50000600 	.word	0x50000600

08006828 <__NVIC_SetPriorityGrouping>:
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006838:	4b0c      	ldr	r3, [pc, #48]	; (800686c <__NVIC_SetPriorityGrouping+0x44>)
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006844:	4013      	ands	r3, r2
 8006846:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800685a:	4a04      	ldr	r2, [pc, #16]	; (800686c <__NVIC_SetPriorityGrouping+0x44>)
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	60d3      	str	r3, [r2, #12]
}
 8006860:	bf00      	nop
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	e000ed00 	.word	0xe000ed00

08006870 <__NVIC_GetPriorityGrouping>:
{
 8006870:	b480      	push	{r7}
 8006872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006874:	4b04      	ldr	r3, [pc, #16]	; (8006888 <__NVIC_GetPriorityGrouping+0x18>)
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	0a1b      	lsrs	r3, r3, #8
 800687a:	f003 0307 	and.w	r3, r3, #7
}
 800687e:	4618      	mov	r0, r3
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr
 8006888:	e000ed00 	.word	0xe000ed00

0800688c <__NVIC_EnableIRQ>:
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800689a:	2b00      	cmp	r3, #0
 800689c:	db0b      	blt.n	80068b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800689e:	79fb      	ldrb	r3, [r7, #7]
 80068a0:	f003 021f 	and.w	r2, r3, #31
 80068a4:	4907      	ldr	r1, [pc, #28]	; (80068c4 <__NVIC_EnableIRQ+0x38>)
 80068a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	2001      	movs	r0, #1
 80068ae:	fa00 f202 	lsl.w	r2, r0, r2
 80068b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	e000e100 	.word	0xe000e100

080068c8 <__NVIC_SetPriority>:
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	4603      	mov	r3, r0
 80068d0:	6039      	str	r1, [r7, #0]
 80068d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	db0a      	blt.n	80068f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	490c      	ldr	r1, [pc, #48]	; (8006914 <__NVIC_SetPriority+0x4c>)
 80068e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068e6:	0112      	lsls	r2, r2, #4
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	440b      	add	r3, r1
 80068ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80068f0:	e00a      	b.n	8006908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	b2da      	uxtb	r2, r3
 80068f6:	4908      	ldr	r1, [pc, #32]	; (8006918 <__NVIC_SetPriority+0x50>)
 80068f8:	79fb      	ldrb	r3, [r7, #7]
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	3b04      	subs	r3, #4
 8006900:	0112      	lsls	r2, r2, #4
 8006902:	b2d2      	uxtb	r2, r2
 8006904:	440b      	add	r3, r1
 8006906:	761a      	strb	r2, [r3, #24]
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr
 8006914:	e000e100 	.word	0xe000e100
 8006918:	e000ed00 	.word	0xe000ed00

0800691c <NVIC_EncodePriority>:
{
 800691c:	b480      	push	{r7}
 800691e:	b089      	sub	sp, #36	; 0x24
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	f1c3 0307 	rsb	r3, r3, #7
 8006936:	2b04      	cmp	r3, #4
 8006938:	bf28      	it	cs
 800693a:	2304      	movcs	r3, #4
 800693c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	3304      	adds	r3, #4
 8006942:	2b06      	cmp	r3, #6
 8006944:	d902      	bls.n	800694c <NVIC_EncodePriority+0x30>
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	3b03      	subs	r3, #3
 800694a:	e000      	b.n	800694e <NVIC_EncodePriority+0x32>
 800694c:	2300      	movs	r3, #0
 800694e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006950:	f04f 32ff 	mov.w	r2, #4294967295
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	fa02 f303 	lsl.w	r3, r2, r3
 800695a:	43da      	mvns	r2, r3
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	401a      	ands	r2, r3
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006964:	f04f 31ff 	mov.w	r1, #4294967295
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	fa01 f303 	lsl.w	r3, r1, r3
 800696e:	43d9      	mvns	r1, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006974:	4313      	orrs	r3, r2
}
 8006976:	4618      	mov	r0, r3
 8006978:	3724      	adds	r7, #36	; 0x24
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
	...

08006984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3b01      	subs	r3, #1
 8006990:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006994:	d301      	bcc.n	800699a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006996:	2301      	movs	r3, #1
 8006998:	e00f      	b.n	80069ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800699a:	4a0a      	ldr	r2, [pc, #40]	; (80069c4 <SysTick_Config+0x40>)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3b01      	subs	r3, #1
 80069a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80069a2:	210f      	movs	r1, #15
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	f7ff ff8e 	bl	80068c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069ac:	4b05      	ldr	r3, [pc, #20]	; (80069c4 <SysTick_Config+0x40>)
 80069ae:	2200      	movs	r2, #0
 80069b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069b2:	4b04      	ldr	r3, [pc, #16]	; (80069c4 <SysTick_Config+0x40>)
 80069b4:	2207      	movs	r2, #7
 80069b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	e000e010 	.word	0xe000e010

080069c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7ff ff29 	bl	8006828 <__NVIC_SetPriorityGrouping>
}
 80069d6:	bf00      	nop
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b086      	sub	sp, #24
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	4603      	mov	r3, r0
 80069e6:	60b9      	str	r1, [r7, #8]
 80069e8:	607a      	str	r2, [r7, #4]
 80069ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80069ec:	f7ff ff40 	bl	8006870 <__NVIC_GetPriorityGrouping>
 80069f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	6978      	ldr	r0, [r7, #20]
 80069f8:	f7ff ff90 	bl	800691c <NVIC_EncodePriority>
 80069fc:	4602      	mov	r2, r0
 80069fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a02:	4611      	mov	r1, r2
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff ff5f 	bl	80068c8 <__NVIC_SetPriority>
}
 8006a0a:	bf00      	nop
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	4603      	mov	r3, r0
 8006a1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff ff33 	bl	800688c <__NVIC_EnableIRQ>
}
 8006a26:	bf00      	nop
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b082      	sub	sp, #8
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7ff ffa4 	bl	8006984 <SysTick_Config>
 8006a3c:	4603      	mov	r3, r0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e054      	b.n	8006b04 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	7f5b      	ldrb	r3, [r3, #29]
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d105      	bne.n	8006a70 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7fa ff94 	bl	8001998 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2202      	movs	r2, #2
 8006a74:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	791b      	ldrb	r3, [r3, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10c      	bne.n	8006a98 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a22      	ldr	r2, [pc, #136]	; (8006b0c <HAL_CRC_Init+0xc4>)
 8006a84:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 0218 	bic.w	r2, r2, #24
 8006a94:	609a      	str	r2, [r3, #8]
 8006a96:	e00c      	b.n	8006ab2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6899      	ldr	r1, [r3, #8]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f834 	bl	8006b10 <HAL_CRCEx_Polynomial_Set>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d001      	beq.n	8006ab2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e028      	b.n	8006b04 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	795b      	ldrb	r3, [r3, #5]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d105      	bne.n	8006ac6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f04f 32ff 	mov.w	r2, #4294967295
 8006ac2:	611a      	str	r2, [r3, #16]
 8006ac4:	e004      	b.n	8006ad0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	6912      	ldr	r2, [r2, #16]
 8006ace:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	695a      	ldr	r2, [r3, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	699a      	ldr	r2, [r3, #24]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006b02:	2300      	movs	r3, #0
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3708      	adds	r7, #8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	04c11db7 	.word	0x04c11db7

08006b10 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006b20:	231f      	movs	r3, #31
 8006b22:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006b24:	bf00      	nop
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	1e5a      	subs	r2, r3, #1
 8006b2a:	613a      	str	r2, [r7, #16]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d009      	beq.n	8006b44 <HAL_CRCEx_Polynomial_Set+0x34>
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d0f0      	beq.n	8006b26 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b18      	cmp	r3, #24
 8006b48:	d846      	bhi.n	8006bd8 <HAL_CRCEx_Polynomial_Set+0xc8>
 8006b4a:	a201      	add	r2, pc, #4	; (adr r2, 8006b50 <HAL_CRCEx_Polynomial_Set+0x40>)
 8006b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b50:	08006bdf 	.word	0x08006bdf
 8006b54:	08006bd9 	.word	0x08006bd9
 8006b58:	08006bd9 	.word	0x08006bd9
 8006b5c:	08006bd9 	.word	0x08006bd9
 8006b60:	08006bd9 	.word	0x08006bd9
 8006b64:	08006bd9 	.word	0x08006bd9
 8006b68:	08006bd9 	.word	0x08006bd9
 8006b6c:	08006bd9 	.word	0x08006bd9
 8006b70:	08006bcd 	.word	0x08006bcd
 8006b74:	08006bd9 	.word	0x08006bd9
 8006b78:	08006bd9 	.word	0x08006bd9
 8006b7c:	08006bd9 	.word	0x08006bd9
 8006b80:	08006bd9 	.word	0x08006bd9
 8006b84:	08006bd9 	.word	0x08006bd9
 8006b88:	08006bd9 	.word	0x08006bd9
 8006b8c:	08006bd9 	.word	0x08006bd9
 8006b90:	08006bc1 	.word	0x08006bc1
 8006b94:	08006bd9 	.word	0x08006bd9
 8006b98:	08006bd9 	.word	0x08006bd9
 8006b9c:	08006bd9 	.word	0x08006bd9
 8006ba0:	08006bd9 	.word	0x08006bd9
 8006ba4:	08006bd9 	.word	0x08006bd9
 8006ba8:	08006bd9 	.word	0x08006bd9
 8006bac:	08006bd9 	.word	0x08006bd9
 8006bb0:	08006bb5 	.word	0x08006bb5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d913      	bls.n	8006be2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006bbe:	e010      	b.n	8006be2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	2b07      	cmp	r3, #7
 8006bc4:	d90f      	bls.n	8006be6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006bca:	e00c      	b.n	8006be6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	2b0f      	cmp	r3, #15
 8006bd0:	d90b      	bls.n	8006bea <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006bd6:	e008      	b.n	8006bea <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	75fb      	strb	r3, [r7, #23]
      break;
 8006bdc:	e006      	b.n	8006bec <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006bde:	bf00      	nop
 8006be0:	e004      	b.n	8006bec <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006be2:	bf00      	nop
 8006be4:	e002      	b.n	8006bec <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006be6:	bf00      	nop
 8006be8:	e000      	b.n	8006bec <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006bea:	bf00      	nop
  }
  if (status == HAL_OK)
 8006bec:	7dfb      	ldrb	r3, [r7, #23]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10d      	bne.n	8006c0e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f023 0118 	bic.w	r1, r3, #24
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e014      	b.n	8006c58 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	791b      	ldrb	r3, [r3, #4]
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d105      	bne.n	8006c44 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7fa ff3e 	bl	8001ac0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c76:	d120      	bne.n	8006cba <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c86:	d118      	bne.n	8006cba <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2204      	movs	r2, #4
 8006c8c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	f043 0201 	orr.w	r2, r3, #1
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006ca2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006cb2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f82d 	bl	8006d14 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cc8:	d120      	bne.n	8006d0c <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cd8:	d118      	bne.n	8006d0c <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2204      	movs	r2, #4
 8006cde:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	f043 0202 	orr.w	r2, r3, #2
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006cf4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006d04:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 f9b6 	bl	8007078 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8006d0c:	bf00      	nop
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08a      	sub	sp, #40	; 0x28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	795b      	ldrb	r3, [r3, #5]
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d101      	bne.n	8006d40 <HAL_DAC_ConfigChannel+0x18>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e192      	b.n	8007066 <HAL_DAC_ConfigChannel+0x33e>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2201      	movs	r2, #1
 8006d44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2202      	movs	r2, #2
 8006d4a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	2b04      	cmp	r3, #4
 8006d52:	d174      	bne.n	8006e3e <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006d54:	f7fd ffe2 	bl	8004d1c <HAL_GetTick>
 8006d58:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d134      	bne.n	8006dca <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006d60:	e011      	b.n	8006d86 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006d62:	f7fd ffdb 	bl	8004d1c <HAL_GetTick>
 8006d66:	4602      	mov	r2, r0
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	1ad3      	subs	r3, r2, r3
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d90a      	bls.n	8006d86 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	f043 0208 	orr.w	r2, r3, #8
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2203      	movs	r2, #3
 8006d80:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e16f      	b.n	8007066 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e6      	bne.n	8006d62 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8006d94:	2001      	movs	r0, #1
 8006d96:	f7fd ffcd 	bl	8004d34 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68ba      	ldr	r2, [r7, #8]
 8006da0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006da2:	641a      	str	r2, [r3, #64]	; 0x40
 8006da4:	e01e      	b.n	8006de4 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006da6:	f7fd ffb9 	bl	8004d1c <HAL_GetTick>
 8006daa:	4602      	mov	r2, r0
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d90a      	bls.n	8006dca <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	f043 0208 	orr.w	r2, r3, #8
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2203      	movs	r2, #3
 8006dc4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e14d      	b.n	8007066 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	dbe8      	blt.n	8006da6 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8006dd4:	2001      	movs	r0, #1
 8006dd6:	f7fd ffad 	bl	8004d34 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006de2:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f003 0310 	and.w	r3, r3, #16
 8006df0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006df4:	fa01 f303 	lsl.w	r3, r1, r3
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	ea02 0103 	and.w	r1, r2, r3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f003 0310 	and.w	r3, r3, #16
 8006e08:	409a      	lsls	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	430a      	orrs	r2, r1
 8006e10:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f003 0310 	and.w	r3, r3, #16
 8006e1e:	21ff      	movs	r1, #255	; 0xff
 8006e20:	fa01 f303 	lsl.w	r3, r1, r3
 8006e24:	43db      	mvns	r3, r3
 8006e26:	ea02 0103 	and.w	r1, r2, r3
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f003 0310 	and.w	r3, r3, #16
 8006e34:	409a      	lsls	r2, r3
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d11d      	bne.n	8006e82 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f003 0310 	and.w	r3, r3, #16
 8006e54:	221f      	movs	r2, #31
 8006e56:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5a:	43db      	mvns	r3, r3
 8006e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e5e:	4013      	ands	r3, r2
 8006e60:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f003 0310 	and.w	r3, r3, #16
 8006e6e:	69ba      	ldr	r2, [r7, #24]
 8006e70:	fa02 f303 	lsl.w	r3, r2, r3
 8006e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e76:	4313      	orrs	r3, r2
 8006e78:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e80:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f003 0310 	and.w	r3, r3, #16
 8006e90:	2207      	movs	r2, #7
 8006e92:	fa02 f303 	lsl.w	r3, r2, r3
 8006e96:	43db      	mvns	r3, r3
 8006e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d102      	bne.n	8006eac <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	623b      	str	r3, [r7, #32]
 8006eaa:	e00f      	b.n	8006ecc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d102      	bne.n	8006eba <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	623b      	str	r3, [r7, #32]
 8006eb8:	e008      	b.n	8006ecc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	695b      	ldr	r3, [r3, #20]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d102      	bne.n	8006ec8 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	623b      	str	r3, [r7, #32]
 8006ec6:	e001      	b.n	8006ecc <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	689a      	ldr	r2, [r3, #8]
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	6a3a      	ldr	r2, [r7, #32]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f003 0310 	and.w	r3, r3, #16
 8006ee2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eea:	43db      	mvns	r3, r3
 8006eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eee:	4013      	ands	r3, r2
 8006ef0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	791b      	ldrb	r3, [r3, #4]
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d102      	bne.n	8006f00 <HAL_DAC_ConfigChannel+0x1d8>
 8006efa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006efe:	e000      	b.n	8006f02 <HAL_DAC_ConfigChannel+0x1da>
 8006f00:	2300      	movs	r3, #0
 8006f02:	69ba      	ldr	r2, [r7, #24]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f003 0310 	and.w	r3, r3, #16
 8006f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f12:	fa02 f303 	lsl.w	r3, r2, r3
 8006f16:	43db      	mvns	r3, r3
 8006f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	795b      	ldrb	r3, [r3, #5]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d102      	bne.n	8006f2c <HAL_DAC_ConfigChannel+0x204>
 8006f26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f2a:	e000      	b.n	8006f2e <HAL_DAC_ConfigChannel+0x206>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	69ba      	ldr	r2, [r7, #24]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f36:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006f3a:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d114      	bne.n	8006f6e <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006f44:	f003 f870 	bl	800a028 <HAL_RCC_GetHCLKFreq>
 8006f48:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	4a48      	ldr	r2, [pc, #288]	; (8007070 <HAL_DAC_ConfigChannel+0x348>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d904      	bls.n	8006f5c <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f58:	627b      	str	r3, [r7, #36]	; 0x24
 8006f5a:	e00f      	b.n	8006f7c <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	4a45      	ldr	r2, [pc, #276]	; (8007074 <HAL_DAC_ConfigChannel+0x34c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d90a      	bls.n	8006f7a <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f6c:	e006      	b.n	8006f7c <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f74:	4313      	orrs	r3, r2
 8006f76:	627b      	str	r3, [r7, #36]	; 0x24
 8006f78:	e000      	b.n	8006f7c <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006f7a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f003 0310 	and.w	r3, r3, #16
 8006f82:	69ba      	ldr	r2, [r7, #24]
 8006f84:	fa02 f303 	lsl.w	r3, r2, r3
 8006f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6819      	ldr	r1, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f003 0310 	and.w	r3, r3, #16
 8006fa2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006faa:	43da      	mvns	r2, r3
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	400a      	ands	r2, r1
 8006fb2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f003 0310 	and.w	r3, r3, #16
 8006fc2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fca:	43db      	mvns	r3, r3
 8006fcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fce:	4013      	ands	r3, r2
 8006fd0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f003 0310 	and.w	r3, r3, #16
 8006fde:	69ba      	ldr	r2, [r7, #24]
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ff0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	6819      	ldr	r1, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f003 0310 	and.w	r3, r3, #16
 8006ffe:	22c0      	movs	r2, #192	; 0xc0
 8007000:	fa02 f303 	lsl.w	r3, r2, r3
 8007004:	43da      	mvns	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	400a      	ands	r2, r1
 800700c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	089b      	lsrs	r3, r3, #2
 8007014:	f003 030f 	and.w	r3, r3, #15
 8007018:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	089b      	lsrs	r3, r3, #2
 8007020:	021b      	lsls	r3, r3, #8
 8007022:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007026:	69ba      	ldr	r2, [r7, #24]
 8007028:	4313      	orrs	r3, r2
 800702a:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f003 0310 	and.w	r3, r3, #16
 8007038:	f640 710f 	movw	r1, #3855	; 0xf0f
 800703c:	fa01 f303 	lsl.w	r3, r1, r3
 8007040:	43db      	mvns	r3, r3
 8007042:	ea02 0103 	and.w	r1, r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f003 0310 	and.w	r3, r3, #16
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	409a      	lsls	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3728      	adds	r7, #40	; 0x28
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	09896800 	.word	0x09896800
 8007074:	04c4b400 	.word	0x04c4b400

08007078 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d101      	bne.n	800709e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e147      	b.n	800732e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d106      	bne.n	80070b8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7fa fe8a 	bl	8001dcc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699a      	ldr	r2, [r3, #24]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 0210 	bic.w	r2, r2, #16
 80070c6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80070c8:	f7fd fe28 	bl	8004d1c <HAL_GetTick>
 80070cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80070ce:	e012      	b.n	80070f6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80070d0:	f7fd fe24 	bl	8004d1c <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b0a      	cmp	r3, #10
 80070dc:	d90b      	bls.n	80070f6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e2:	f043 0201 	orr.w	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2203      	movs	r2, #3
 80070ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e11b      	b.n	800732e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	f003 0308 	and.w	r3, r3, #8
 8007100:	2b08      	cmp	r3, #8
 8007102:	d0e5      	beq.n	80070d0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699a      	ldr	r2, [r3, #24]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007114:	f7fd fe02 	bl	8004d1c <HAL_GetTick>
 8007118:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800711a:	e012      	b.n	8007142 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800711c:	f7fd fdfe 	bl	8004d1c <HAL_GetTick>
 8007120:	4602      	mov	r2, r0
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	2b0a      	cmp	r3, #10
 8007128:	d90b      	bls.n	8007142 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800712e:	f043 0201 	orr.w	r2, r3, #1
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2203      	movs	r2, #3
 800713a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e0f5      	b.n	800732e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	f003 0301 	and.w	r3, r3, #1
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0e5      	beq.n	800711c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	699a      	ldr	r2, [r3, #24]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f042 0202 	orr.w	r2, r2, #2
 800715e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a74      	ldr	r2, [pc, #464]	; (8007338 <HAL_FDCAN_Init+0x2ac>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d103      	bne.n	8007172 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800716a:	4a74      	ldr	r2, [pc, #464]	; (800733c <HAL_FDCAN_Init+0x2b0>)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	7c1b      	ldrb	r3, [r3, #16]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d108      	bne.n	800718c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	699a      	ldr	r2, [r3, #24]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007188:	619a      	str	r2, [r3, #24]
 800718a:	e007      	b.n	800719c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699a      	ldr	r2, [r3, #24]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800719a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	7c5b      	ldrb	r3, [r3, #17]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d108      	bne.n	80071b6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699a      	ldr	r2, [r3, #24]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071b2:	619a      	str	r2, [r3, #24]
 80071b4:	e007      	b.n	80071c6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	699a      	ldr	r2, [r3, #24]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80071c4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	7c9b      	ldrb	r3, [r3, #18]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d108      	bne.n	80071e0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	699a      	ldr	r2, [r3, #24]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80071dc:	619a      	str	r2, [r3, #24]
 80071de:	e007      	b.n	80071f0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	699a      	ldr	r2, [r3, #24]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071ee:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699b      	ldr	r3, [r3, #24]
 80071f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	689a      	ldr	r2, [r3, #8]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	430a      	orrs	r2, r1
 8007204:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	699a      	ldr	r2, [r3, #24]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007214:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	691a      	ldr	r2, [r3, #16]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f022 0210 	bic.w	r2, r2, #16
 8007224:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	2b01      	cmp	r3, #1
 800722c:	d108      	bne.n	8007240 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	699a      	ldr	r2, [r3, #24]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f042 0204 	orr.w	r2, r2, #4
 800723c:	619a      	str	r2, [r3, #24]
 800723e:	e02c      	b.n	800729a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d028      	beq.n	800729a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	2b02      	cmp	r3, #2
 800724e:	d01c      	beq.n	800728a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	699a      	ldr	r2, [r3, #24]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800725e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0210 	orr.w	r2, r2, #16
 800726e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	2b03      	cmp	r3, #3
 8007276:	d110      	bne.n	800729a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0220 	orr.w	r2, r2, #32
 8007286:	619a      	str	r2, [r3, #24]
 8007288:	e007      	b.n	800729a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699a      	ldr	r2, [r3, #24]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f042 0220 	orr.w	r2, r2, #32
 8007298:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	3b01      	subs	r3, #1
 80072a0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69db      	ldr	r3, [r3, #28]
 80072a6:	3b01      	subs	r3, #1
 80072a8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072aa:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6a1b      	ldr	r3, [r3, #32]
 80072b0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072b2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80072c2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072c4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072ce:	d115      	bne.n	80072fc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072da:	3b01      	subs	r3, #1
 80072dc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80072de:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e4:	3b01      	subs	r3, #1
 80072e6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80072e8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	3b01      	subs	r3, #1
 80072f2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80072f8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80072fa:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	430a      	orrs	r2, r1
 800730e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f814 	bl	8007340 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	40006400 	.word	0x40006400
 800733c:	40006500 	.word	0x40006500

08007340 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8007348:	4b30      	ldr	r3, [pc, #192]	; (800740c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800734a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a2f      	ldr	r2, [pc, #188]	; (8007410 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d103      	bne.n	800735e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800735c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a2c      	ldr	r2, [pc, #176]	; (8007414 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d103      	bne.n	8007370 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 800736e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800737e:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007386:	041a      	lsls	r2, r3, #16
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073a4:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ac:	061a      	lsls	r2, r3, #24
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	60fb      	str	r3, [r7, #12]
 80073e4:	e005      	b.n	80073f2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	3304      	adds	r3, #4
 80073f0:	60fb      	str	r3, [r7, #12]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d3f3      	bcc.n	80073e6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80073fe:	bf00      	nop
 8007400:	bf00      	nop
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	4000a400 	.word	0x4000a400
 8007410:	40006800 	.word	0x40006800
 8007414:	40006c00 	.word	0x40006c00

08007418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007418:	b480      	push	{r7}
 800741a:	b087      	sub	sp, #28
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007422:	2300      	movs	r3, #0
 8007424:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007426:	e15a      	b.n	80076de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	2101      	movs	r1, #1
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	fa01 f303 	lsl.w	r3, r1, r3
 8007434:	4013      	ands	r3, r2
 8007436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 814c 	beq.w	80076d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f003 0303 	and.w	r3, r3, #3
 8007448:	2b01      	cmp	r3, #1
 800744a:	d005      	beq.n	8007458 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007454:	2b02      	cmp	r3, #2
 8007456:	d130      	bne.n	80074ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	2203      	movs	r2, #3
 8007464:	fa02 f303 	lsl.w	r3, r2, r3
 8007468:	43db      	mvns	r3, r3
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	4013      	ands	r3, r2
 800746e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	005b      	lsls	r3, r3, #1
 8007478:	fa02 f303 	lsl.w	r3, r2, r3
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	4313      	orrs	r3, r2
 8007480:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800748e:	2201      	movs	r2, #1
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	43db      	mvns	r3, r3
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	4013      	ands	r3, r2
 800749c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	091b      	lsrs	r3, r3, #4
 80074a4:	f003 0201 	and.w	r2, r3, #1
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	fa02 f303 	lsl.w	r3, r2, r3
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f003 0303 	and.w	r3, r3, #3
 80074c2:	2b03      	cmp	r3, #3
 80074c4:	d017      	beq.n	80074f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	005b      	lsls	r3, r3, #1
 80074d0:	2203      	movs	r2, #3
 80074d2:	fa02 f303 	lsl.w	r3, r2, r3
 80074d6:	43db      	mvns	r3, r3
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	4013      	ands	r3, r2
 80074dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	689a      	ldr	r2, [r3, #8]
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	005b      	lsls	r3, r3, #1
 80074e6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f003 0303 	and.w	r3, r3, #3
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d123      	bne.n	800754a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	08da      	lsrs	r2, r3, #3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3208      	adds	r2, #8
 800750a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800750e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f003 0307 	and.w	r3, r3, #7
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	220f      	movs	r2, #15
 800751a:	fa02 f303 	lsl.w	r3, r2, r3
 800751e:	43db      	mvns	r3, r3
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	4013      	ands	r3, r2
 8007524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	691a      	ldr	r2, [r3, #16]
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f003 0307 	and.w	r3, r3, #7
 8007530:	009b      	lsls	r3, r3, #2
 8007532:	fa02 f303 	lsl.w	r3, r2, r3
 8007536:	693a      	ldr	r2, [r7, #16]
 8007538:	4313      	orrs	r3, r2
 800753a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	08da      	lsrs	r2, r3, #3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	3208      	adds	r2, #8
 8007544:	6939      	ldr	r1, [r7, #16]
 8007546:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	005b      	lsls	r3, r3, #1
 8007554:	2203      	movs	r2, #3
 8007556:	fa02 f303 	lsl.w	r3, r2, r3
 800755a:	43db      	mvns	r3, r3
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	4013      	ands	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	f003 0203 	and.w	r2, r3, #3
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	005b      	lsls	r3, r3, #1
 800756e:	fa02 f303 	lsl.w	r3, r2, r3
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	4313      	orrs	r3, r2
 8007576:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 80a6 	beq.w	80076d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800758c:	4b5b      	ldr	r3, [pc, #364]	; (80076fc <HAL_GPIO_Init+0x2e4>)
 800758e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007590:	4a5a      	ldr	r2, [pc, #360]	; (80076fc <HAL_GPIO_Init+0x2e4>)
 8007592:	f043 0301 	orr.w	r3, r3, #1
 8007596:	6613      	str	r3, [r2, #96]	; 0x60
 8007598:	4b58      	ldr	r3, [pc, #352]	; (80076fc <HAL_GPIO_Init+0x2e4>)
 800759a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800759c:	f003 0301 	and.w	r3, r3, #1
 80075a0:	60bb      	str	r3, [r7, #8]
 80075a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075a4:	4a56      	ldr	r2, [pc, #344]	; (8007700 <HAL_GPIO_Init+0x2e8>)
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	089b      	lsrs	r3, r3, #2
 80075aa:	3302      	adds	r3, #2
 80075ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f003 0303 	and.w	r3, r3, #3
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	220f      	movs	r2, #15
 80075bc:	fa02 f303 	lsl.w	r3, r2, r3
 80075c0:	43db      	mvns	r3, r3
 80075c2:	693a      	ldr	r2, [r7, #16]
 80075c4:	4013      	ands	r3, r2
 80075c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80075ce:	d01f      	beq.n	8007610 <HAL_GPIO_Init+0x1f8>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a4c      	ldr	r2, [pc, #304]	; (8007704 <HAL_GPIO_Init+0x2ec>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d019      	beq.n	800760c <HAL_GPIO_Init+0x1f4>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a4b      	ldr	r2, [pc, #300]	; (8007708 <HAL_GPIO_Init+0x2f0>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d013      	beq.n	8007608 <HAL_GPIO_Init+0x1f0>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a4a      	ldr	r2, [pc, #296]	; (800770c <HAL_GPIO_Init+0x2f4>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d00d      	beq.n	8007604 <HAL_GPIO_Init+0x1ec>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a49      	ldr	r2, [pc, #292]	; (8007710 <HAL_GPIO_Init+0x2f8>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d007      	beq.n	8007600 <HAL_GPIO_Init+0x1e8>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a48      	ldr	r2, [pc, #288]	; (8007714 <HAL_GPIO_Init+0x2fc>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d101      	bne.n	80075fc <HAL_GPIO_Init+0x1e4>
 80075f8:	2305      	movs	r3, #5
 80075fa:	e00a      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 80075fc:	2306      	movs	r3, #6
 80075fe:	e008      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 8007600:	2304      	movs	r3, #4
 8007602:	e006      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 8007604:	2303      	movs	r3, #3
 8007606:	e004      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 8007608:	2302      	movs	r3, #2
 800760a:	e002      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <HAL_GPIO_Init+0x1fa>
 8007610:	2300      	movs	r3, #0
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	f002 0203 	and.w	r2, r2, #3
 8007618:	0092      	lsls	r2, r2, #2
 800761a:	4093      	lsls	r3, r2
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	4313      	orrs	r3, r2
 8007620:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007622:	4937      	ldr	r1, [pc, #220]	; (8007700 <HAL_GPIO_Init+0x2e8>)
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	089b      	lsrs	r3, r3, #2
 8007628:	3302      	adds	r3, #2
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007630:	4b39      	ldr	r3, [pc, #228]	; (8007718 <HAL_GPIO_Init+0x300>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	43db      	mvns	r3, r3
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	4013      	ands	r3, r2
 800763e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4313      	orrs	r3, r2
 8007652:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007654:	4a30      	ldr	r2, [pc, #192]	; (8007718 <HAL_GPIO_Init+0x300>)
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800765a:	4b2f      	ldr	r3, [pc, #188]	; (8007718 <HAL_GPIO_Init+0x300>)
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	43db      	mvns	r3, r3
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4013      	ands	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4313      	orrs	r3, r2
 800767c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800767e:	4a26      	ldr	r2, [pc, #152]	; (8007718 <HAL_GPIO_Init+0x300>)
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007684:	4b24      	ldr	r3, [pc, #144]	; (8007718 <HAL_GPIO_Init+0x300>)
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	43db      	mvns	r3, r3
 800768e:	693a      	ldr	r2, [r7, #16]
 8007690:	4013      	ands	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d003      	beq.n	80076a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80076a0:	693a      	ldr	r2, [r7, #16]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80076a8:	4a1b      	ldr	r2, [pc, #108]	; (8007718 <HAL_GPIO_Init+0x300>)
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80076ae:	4b1a      	ldr	r3, [pc, #104]	; (8007718 <HAL_GPIO_Init+0x300>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	43db      	mvns	r3, r3
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4013      	ands	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80076d2:	4a11      	ldr	r2, [pc, #68]	; (8007718 <HAL_GPIO_Init+0x300>)
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	3301      	adds	r3, #1
 80076dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	fa22 f303 	lsr.w	r3, r2, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f47f ae9d 	bne.w	8007428 <HAL_GPIO_Init+0x10>
  }
}
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
 80076f2:	371c      	adds	r7, #28
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	40021000 	.word	0x40021000
 8007700:	40010000 	.word	0x40010000
 8007704:	48000400 	.word	0x48000400
 8007708:	48000800 	.word	0x48000800
 800770c:	48000c00 	.word	0x48000c00
 8007710:	48001000 	.word	0x48001000
 8007714:	48001400 	.word	0x48001400
 8007718:	40010400 	.word	0x40010400

0800771c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e081      	b.n	8007832 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fb f860 	bl	8002808 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2224      	movs	r2, #36	; 0x24
 800774c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0201 	bic.w	r2, r2, #1
 800775e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800776c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800777c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d107      	bne.n	8007796 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689a      	ldr	r2, [r3, #8]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007792:	609a      	str	r2, [r3, #8]
 8007794:	e006      	b.n	80077a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	689a      	ldr	r2, [r3, #8]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80077a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d104      	bne.n	80077b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	6812      	ldr	r2, [r2, #0]
 80077c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80077c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68da      	ldr	r2, [r3, #12]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691a      	ldr	r2, [r3, #16]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	430a      	orrs	r2, r1
 80077f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	69d9      	ldr	r1, [r3, #28]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a1a      	ldr	r2, [r3, #32]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0201 	orr.w	r2, r2, #1
 8007812:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2220      	movs	r2, #32
 800781e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2200      	movs	r2, #0
 8007826:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3708      	adds	r7, #8
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800783a:	b480      	push	{r7}
 800783c:	b083      	sub	sp, #12
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
 8007842:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b20      	cmp	r3, #32
 800784e:	d138      	bne.n	80078c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007856:	2b01      	cmp	r3, #1
 8007858:	d101      	bne.n	800785e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800785a:	2302      	movs	r3, #2
 800785c:	e032      	b.n	80078c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2224      	movs	r2, #36	; 0x24
 800786a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0201 	bic.w	r2, r2, #1
 800787c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800788c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	6819      	ldr	r1, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	430a      	orrs	r2, r1
 800789c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f042 0201 	orr.w	r2, r2, #1
 80078ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2220      	movs	r2, #32
 80078b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	e000      	b.n	80078c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078c2:	2302      	movs	r3, #2
  }
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b20      	cmp	r3, #32
 80078e4:	d139      	bne.n	800795a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d101      	bne.n	80078f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80078f0:	2302      	movs	r3, #2
 80078f2:	e033      	b.n	800795c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2224      	movs	r2, #36	; 0x24
 8007900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f022 0201 	bic.w	r2, r2, #1
 8007912:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007922:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	021b      	lsls	r3, r3, #8
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	4313      	orrs	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f042 0201 	orr.w	r2, r2, #1
 8007944:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2220      	movs	r2, #32
 800794a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007956:	2300      	movs	r3, #0
 8007958:	e000      	b.n	800795c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800795a:	2302      	movs	r3, #2
  }
}
 800795c:	4618      	mov	r0, r3
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800796a:	b08b      	sub	sp, #44	; 0x2c
 800796c:	af06      	add	r7, sp, #24
 800796e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e0d7      	b.n	8007b2a <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8007980:	b2db      	uxtb	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	d106      	bne.n	8007994 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f00c faee 	bl	8013f70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2203      	movs	r2, #3
 8007998:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4618      	mov	r0, r3
 80079a2:	f006 fc86 	bl	800e2b2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079a6:	2300      	movs	r3, #0
 80079a8:	73fb      	strb	r3, [r7, #15]
 80079aa:	e04c      	b.n	8007a46 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
 80079ae:	6879      	ldr	r1, [r7, #4]
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	4613      	mov	r3, r2
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4413      	add	r3, r2
 80079b8:	00db      	lsls	r3, r3, #3
 80079ba:	440b      	add	r3, r1
 80079bc:	3301      	adds	r3, #1
 80079be:	2201      	movs	r2, #1
 80079c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80079c2:	7bfb      	ldrb	r3, [r7, #15]
 80079c4:	6879      	ldr	r1, [r7, #4]
 80079c6:	1c5a      	adds	r2, r3, #1
 80079c8:	4613      	mov	r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	4413      	add	r3, r2
 80079ce:	00db      	lsls	r3, r3, #3
 80079d0:	440b      	add	r3, r1
 80079d2:	7bfa      	ldrb	r2, [r7, #15]
 80079d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80079d6:	7bfa      	ldrb	r2, [r7, #15]
 80079d8:	7bfb      	ldrb	r3, [r7, #15]
 80079da:	b298      	uxth	r0, r3
 80079dc:	6879      	ldr	r1, [r7, #4]
 80079de:	4613      	mov	r3, r2
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	4413      	add	r3, r2
 80079e4:	00db      	lsls	r3, r3, #3
 80079e6:	440b      	add	r3, r1
 80079e8:	3336      	adds	r3, #54	; 0x36
 80079ea:	4602      	mov	r2, r0
 80079ec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80079ee:	7bfb      	ldrb	r3, [r7, #15]
 80079f0:	6879      	ldr	r1, [r7, #4]
 80079f2:	1c5a      	adds	r2, r3, #1
 80079f4:	4613      	mov	r3, r2
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	00db      	lsls	r3, r3, #3
 80079fc:	440b      	add	r3, r1
 80079fe:	3303      	adds	r3, #3
 8007a00:	2200      	movs	r2, #0
 8007a02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007a04:	7bfa      	ldrb	r2, [r7, #15]
 8007a06:	6879      	ldr	r1, [r7, #4]
 8007a08:	4613      	mov	r3, r2
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	4413      	add	r3, r2
 8007a0e:	00db      	lsls	r3, r3, #3
 8007a10:	440b      	add	r3, r1
 8007a12:	3338      	adds	r3, #56	; 0x38
 8007a14:	2200      	movs	r2, #0
 8007a16:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007a18:	7bfa      	ldrb	r2, [r7, #15]
 8007a1a:	6879      	ldr	r1, [r7, #4]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	4413      	add	r3, r2
 8007a22:	00db      	lsls	r3, r3, #3
 8007a24:	440b      	add	r3, r1
 8007a26:	333c      	adds	r3, #60	; 0x3c
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007a2c:	7bfa      	ldrb	r2, [r7, #15]
 8007a2e:	6879      	ldr	r1, [r7, #4]
 8007a30:	4613      	mov	r3, r2
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	4413      	add	r3, r2
 8007a36:	00db      	lsls	r3, r3, #3
 8007a38:	440b      	add	r3, r1
 8007a3a:	3340      	adds	r3, #64	; 0x40
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
 8007a42:	3301      	adds	r3, #1
 8007a44:	73fb      	strb	r3, [r7, #15]
 8007a46:	7bfa      	ldrb	r2, [r7, #15]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d3ad      	bcc.n	80079ac <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a50:	2300      	movs	r3, #0
 8007a52:	73fb      	strb	r3, [r7, #15]
 8007a54:	e044      	b.n	8007ae0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007a56:	7bfa      	ldrb	r2, [r7, #15]
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	00db      	lsls	r3, r3, #3
 8007a62:	440b      	add	r3, r1
 8007a64:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007a68:	2200      	movs	r2, #0
 8007a6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007a6c:	7bfa      	ldrb	r2, [r7, #15]
 8007a6e:	6879      	ldr	r1, [r7, #4]
 8007a70:	4613      	mov	r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	00db      	lsls	r3, r3, #3
 8007a78:	440b      	add	r3, r1
 8007a7a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007a7e:	7bfa      	ldrb	r2, [r7, #15]
 8007a80:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007a82:	7bfa      	ldrb	r2, [r7, #15]
 8007a84:	6879      	ldr	r1, [r7, #4]
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	440b      	add	r3, r1
 8007a90:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8007a94:	2200      	movs	r2, #0
 8007a96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007a98:	7bfa      	ldrb	r2, [r7, #15]
 8007a9a:	6879      	ldr	r1, [r7, #4]
 8007a9c:	4613      	mov	r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	4413      	add	r3, r2
 8007aa2:	00db      	lsls	r3, r3, #3
 8007aa4:	440b      	add	r3, r1
 8007aa6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007aae:	7bfa      	ldrb	r2, [r7, #15]
 8007ab0:	6879      	ldr	r1, [r7, #4]
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	4413      	add	r3, r2
 8007ab8:	00db      	lsls	r3, r3, #3
 8007aba:	440b      	add	r3, r1
 8007abc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007ac4:	7bfa      	ldrb	r2, [r7, #15]
 8007ac6:	6879      	ldr	r1, [r7, #4]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	009b      	lsls	r3, r3, #2
 8007acc:	4413      	add	r3, r2
 8007ace:	00db      	lsls	r3, r3, #3
 8007ad0:	440b      	add	r3, r1
 8007ad2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
 8007adc:	3301      	adds	r3, #1
 8007ade:	73fb      	strb	r3, [r7, #15]
 8007ae0:	7bfa      	ldrb	r2, [r7, #15]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d3b5      	bcc.n	8007a56 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	603b      	str	r3, [r7, #0]
 8007af0:	687e      	ldr	r6, [r7, #4]
 8007af2:	466d      	mov	r5, sp
 8007af4:	f106 0410 	add.w	r4, r6, #16
 8007af8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007afa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	602b      	str	r3, [r5, #0]
 8007b00:	1d33      	adds	r3, r6, #4
 8007b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b04:	6838      	ldr	r0, [r7, #0]
 8007b06:	f006 fbef 	bl	800e2e8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	69db      	ldr	r3, [r3, #28]
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d102      	bne.n	8007b28 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 fc29 	bl	800937a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b32 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b082      	sub	sp, #8
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d101      	bne.n	8007b48 <HAL_PCD_Start+0x16>
 8007b44:	2302      	movs	r3, #2
 8007b46:	e012      	b.n	8007b6e <HAL_PCD_Start+0x3c>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4618      	mov	r0, r3
 8007b56:	f006 fb95 	bl	800e284 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f008 fdae 	bl	80106c0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}

08007b76 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b084      	sub	sp, #16
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4618      	mov	r0, r3
 8007b84:	f008 fdb3 	bl	80106ee <USB_ReadInterrupts>
 8007b88:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fb26 	bl	80081e6 <PCD_EP_ISR_Handler>

    return;
 8007b9a:	e110      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d013      	beq.n	8007bce <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bb8:	b292      	uxth	r2, r2
 8007bba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f00c fa67 	bl	8014092 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007bc4:	2100      	movs	r1, #0
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f8fc 	bl	8007dc4 <HAL_PCD_SetAddress>

    return;
 8007bcc:	e0f7      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00c      	beq.n	8007bf2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007bea:	b292      	uxth	r2, r2
 8007bec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007bf0:	e0e5      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00c      	beq.n	8007c16 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c0e:	b292      	uxth	r2, r2
 8007c10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007c14:	e0d3      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d034      	beq.n	8007c8a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0204 	bic.w	r2, r2, #4
 8007c32:	b292      	uxth	r2, r2
 8007c34:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f022 0208 	bic.w	r2, r2, #8
 8007c4a:	b292      	uxth	r2, r2
 8007c4c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d107      	bne.n	8007c6a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007c62:	2100      	movs	r1, #0
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f00c fc09 	bl	801447c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f00c fa4a 	bl	8014104 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c82:	b292      	uxth	r2, r2
 8007c84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007c88:	e099      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d027      	beq.n	8007ce4 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f042 0208 	orr.w	r2, r2, #8
 8007ca6:	b292      	uxth	r2, r2
 8007ca8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cbe:	b292      	uxth	r2, r2
 8007cc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007ccc:	b29a      	uxth	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0204 	orr.w	r2, r2, #4
 8007cd6:	b292      	uxth	r2, r2
 8007cd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f00c f9f7 	bl	80140d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007ce2:	e06c      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d040      	beq.n	8007d70 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007cf6:	b29a      	uxth	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007d00:	b292      	uxth	r2, r2
 8007d02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d12b      	bne.n	8007d68 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007d18:	b29a      	uxth	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0204 	orr.w	r2, r2, #4
 8007d22:	b292      	uxth	r2, r2
 8007d24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f042 0208 	orr.w	r2, r2, #8
 8007d3a:	b292      	uxth	r2, r2
 8007d3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	089b      	lsrs	r3, r3, #2
 8007d54:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007d5e:	2101      	movs	r1, #1
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f00c fb8b 	bl	801447c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007d66:	e02a      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f00c f9b1 	bl	80140d0 <HAL_PCD_SuspendCallback>
    return;
 8007d6e:	e026      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00f      	beq.n	8007d9a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007d8c:	b292      	uxth	r2, r2
 8007d8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f00c f96f 	bl	8014076 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007d98:	e011      	b.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00c      	beq.n	8007dbe <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007dac:	b29a      	uxth	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007db6:	b292      	uxth	r2, r2
 8007db8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007dbc:	bf00      	nop
  }
}
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	460b      	mov	r3, r1
 8007dce:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d101      	bne.n	8007dde <HAL_PCD_SetAddress+0x1a>
 8007dda:	2302      	movs	r3, #2
 8007ddc:	e013      	b.n	8007e06 <HAL_PCD_SetAddress+0x42>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	78fa      	ldrb	r2, [r7, #3]
 8007dea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	78fa      	ldrb	r2, [r7, #3]
 8007df4:	4611      	mov	r1, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	f008 fc4e 	bl	8010698 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3708      	adds	r7, #8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}

08007e0e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b084      	sub	sp, #16
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	4608      	mov	r0, r1
 8007e18:	4611      	mov	r1, r2
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	70fb      	strb	r3, [r7, #3]
 8007e20:	460b      	mov	r3, r1
 8007e22:	803b      	strh	r3, [r7, #0]
 8007e24:	4613      	mov	r3, r2
 8007e26:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	da0e      	bge.n	8007e52 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e34:	78fb      	ldrb	r3, [r7, #3]
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	1c5a      	adds	r2, r3, #1
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	00db      	lsls	r3, r3, #3
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	4413      	add	r3, r2
 8007e48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	705a      	strb	r2, [r3, #1]
 8007e50:	e00e      	b.n	8007e70 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e52:	78fb      	ldrb	r3, [r7, #3]
 8007e54:	f003 0207 	and.w	r2, r3, #7
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	00db      	lsls	r3, r3, #3
 8007e60:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	4413      	add	r3, r2
 8007e68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007e70:	78fb      	ldrb	r3, [r7, #3]
 8007e72:	f003 0307 	and.w	r3, r3, #7
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007e7c:	883a      	ldrh	r2, [r7, #0]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	78ba      	ldrb	r2, [r7, #2]
 8007e86:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	785b      	ldrb	r3, [r3, #1]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d004      	beq.n	8007e9a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007e9a:	78bb      	ldrb	r3, [r7, #2]
 8007e9c:	2b02      	cmp	r3, #2
 8007e9e:	d102      	bne.n	8007ea6 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d101      	bne.n	8007eb4 <HAL_PCD_EP_Open+0xa6>
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	e00e      	b.n	8007ed2 <HAL_PCD_EP_Open+0xc4>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68f9      	ldr	r1, [r7, #12]
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f006 fa32 	bl	800e32c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8007ed0:	7afb      	ldrb	r3, [r7, #11]
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007ee6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	da0e      	bge.n	8007f0c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007eee:	78fb      	ldrb	r3, [r7, #3]
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	4413      	add	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2201      	movs	r2, #1
 8007f08:	705a      	strb	r2, [r3, #1]
 8007f0a:	e00e      	b.n	8007f2a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f0c:	78fb      	ldrb	r3, [r7, #3]
 8007f0e:	f003 0207 	and.w	r2, r3, #7
 8007f12:	4613      	mov	r3, r2
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	4413      	add	r3, r2
 8007f18:	00db      	lsls	r3, r3, #3
 8007f1a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	4413      	add	r3, r2
 8007f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007f2a:	78fb      	ldrb	r3, [r7, #3]
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	b2da      	uxtb	r2, r3
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d101      	bne.n	8007f44 <HAL_PCD_EP_Close+0x6a>
 8007f40:	2302      	movs	r3, #2
 8007f42:	e00e      	b.n	8007f62 <HAL_PCD_EP_Close+0x88>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68f9      	ldr	r1, [r7, #12]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f006 fd7e 	bl	800ea54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}

08007f6a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b086      	sub	sp, #24
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	60f8      	str	r0, [r7, #12]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
 8007f76:	460b      	mov	r3, r1
 8007f78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f7a:	7afb      	ldrb	r3, [r7, #11]
 8007f7c:	f003 0207 	and.w	r2, r3, #7
 8007f80:	4613      	mov	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	00db      	lsls	r3, r3, #3
 8007f88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007f8c:	68fa      	ldr	r2, [r7, #12]
 8007f8e:	4413      	add	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	683a      	ldr	r2, [r7, #0]
 8007f9c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007faa:	7afb      	ldrb	r3, [r7, #11]
 8007fac:	f003 0307 	and.w	r3, r3, #7
 8007fb0:	b2da      	uxtb	r2, r3
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	f003 0307 	and.w	r3, r3, #7
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d106      	bne.n	8007fce <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6979      	ldr	r1, [r7, #20]
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f006 ff31 	bl	800ee2e <USB_EPStartXfer>
 8007fcc:	e005      	b.n	8007fda <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6979      	ldr	r1, [r7, #20]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f006 ff2a 	bl	800ee2e <USB_EPStartXfer>
  }

  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3718      	adds	r7, #24
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	460b      	mov	r3, r1
 8007fee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007ff0:	78fb      	ldrb	r3, [r7, #3]
 8007ff2:	f003 0207 	and.w	r2, r3, #7
 8007ff6:	6879      	ldr	r1, [r7, #4]
 8007ff8:	4613      	mov	r3, r2
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	4413      	add	r3, r2
 8007ffe:	00db      	lsls	r3, r3, #3
 8008000:	440b      	add	r3, r1
 8008002:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8008006:	681b      	ldr	r3, [r3, #0]
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b086      	sub	sp, #24
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	607a      	str	r2, [r7, #4]
 800801e:	603b      	str	r3, [r7, #0]
 8008020:	460b      	mov	r3, r1
 8008022:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008024:	7afb      	ldrb	r3, [r7, #11]
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	4613      	mov	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4413      	add	r3, r2
 8008032:	00db      	lsls	r3, r3, #3
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4413      	add	r3, r2
 8008038:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	2200      	movs	r2, #0
 8008058:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	2201      	movs	r2, #1
 800805e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008060:	7afb      	ldrb	r3, [r7, #11]
 8008062:	f003 0307 	and.w	r3, r3, #7
 8008066:	b2da      	uxtb	r2, r3
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800806c:	7afb      	ldrb	r3, [r7, #11]
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	2b00      	cmp	r3, #0
 8008074:	d106      	bne.n	8008084 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	6979      	ldr	r1, [r7, #20]
 800807c:	4618      	mov	r0, r3
 800807e:	f006 fed6 	bl	800ee2e <USB_EPStartXfer>
 8008082:	e005      	b.n	8008090 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6979      	ldr	r1, [r7, #20]
 800808a:	4618      	mov	r0, r3
 800808c:	f006 fecf 	bl	800ee2e <USB_EPStartXfer>
  }

  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b084      	sub	sp, #16
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
 80080a2:	460b      	mov	r3, r1
 80080a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80080a6:	78fb      	ldrb	r3, [r7, #3]
 80080a8:	f003 0207 	and.w	r2, r3, #7
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d901      	bls.n	80080b8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e03e      	b.n	8008136 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80080b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	da0e      	bge.n	80080de <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080c0:	78fb      	ldrb	r3, [r7, #3]
 80080c2:	f003 0307 	and.w	r3, r3, #7
 80080c6:	1c5a      	adds	r2, r3, #1
 80080c8:	4613      	mov	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	4413      	add	r3, r2
 80080ce:	00db      	lsls	r3, r3, #3
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	4413      	add	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2201      	movs	r2, #1
 80080da:	705a      	strb	r2, [r3, #1]
 80080dc:	e00c      	b.n	80080f8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80080de:	78fa      	ldrb	r2, [r7, #3]
 80080e0:	4613      	mov	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	4413      	add	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2201      	movs	r2, #1
 80080fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080fe:	78fb      	ldrb	r3, [r7, #3]
 8008100:	f003 0307 	and.w	r3, r3, #7
 8008104:	b2da      	uxtb	r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008110:	2b01      	cmp	r3, #1
 8008112:	d101      	bne.n	8008118 <HAL_PCD_EP_SetStall+0x7e>
 8008114:	2302      	movs	r3, #2
 8008116:	e00e      	b.n	8008136 <HAL_PCD_EP_SetStall+0x9c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68f9      	ldr	r1, [r7, #12]
 8008126:	4618      	mov	r0, r3
 8008128:	f008 f9b7 	bl	801049a <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b084      	sub	sp, #16
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	460b      	mov	r3, r1
 8008148:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800814a:	78fb      	ldrb	r3, [r7, #3]
 800814c:	f003 020f 	and.w	r2, r3, #15
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	429a      	cmp	r2, r3
 8008156:	d901      	bls.n	800815c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e040      	b.n	80081de <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800815c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008160:	2b00      	cmp	r3, #0
 8008162:	da0e      	bge.n	8008182 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008164:	78fb      	ldrb	r3, [r7, #3]
 8008166:	f003 0307 	and.w	r3, r3, #7
 800816a:	1c5a      	adds	r2, r3, #1
 800816c:	4613      	mov	r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	00db      	lsls	r3, r3, #3
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	4413      	add	r3, r2
 8008178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	705a      	strb	r2, [r3, #1]
 8008180:	e00e      	b.n	80081a0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008182:	78fb      	ldrb	r3, [r7, #3]
 8008184:	f003 0207 	and.w	r2, r3, #7
 8008188:	4613      	mov	r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	00db      	lsls	r3, r3, #3
 8008190:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	4413      	add	r3, r2
 8008198:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80081a6:	78fb      	ldrb	r3, [r7, #3]
 80081a8:	f003 0307 	and.w	r3, r3, #7
 80081ac:	b2da      	uxtb	r2, r3
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d101      	bne.n	80081c0 <HAL_PCD_EP_ClrStall+0x82>
 80081bc:	2302      	movs	r3, #2
 80081be:	e00e      	b.n	80081de <HAL_PCD_EP_ClrStall+0xa0>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	68f9      	ldr	r1, [r7, #12]
 80081ce:	4618      	mov	r0, r3
 80081d0:	f008 f9b4 	bl	801053c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}

080081e6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80081e6:	b580      	push	{r7, lr}
 80081e8:	b096      	sub	sp, #88	; 0x58
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
  uint16_t wEPVal;
  uint16_t TxPctSize;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80081ee:	e39c      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
  {
    wIstr = hpcd->Instance->ISTR;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80081f8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80081fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008200:	b2db      	uxtb	r3, r3
 8008202:	f003 030f 	and.w	r3, r3, #15
 8008206:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 800820a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800820e:	2b00      	cmp	r3, #0
 8008210:	f040 815e 	bne.w	80084d0 <PCD_EP_ISR_Handler+0x2ea>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008214:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008218:	f003 0310 	and.w	r3, r3, #16
 800821c:	2b00      	cmp	r3, #0
 800821e:	d150      	bne.n	80082c2 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	b29b      	uxth	r3, r3
 8008228:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800822c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008230:	81fb      	strh	r3, [r7, #14]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	89fb      	ldrh	r3, [r7, #14]
 8008238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800823c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008240:	b29b      	uxth	r3, r3
 8008242:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	3328      	adds	r3, #40	; 0x28
 8008248:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008252:	b29b      	uxth	r3, r3
 8008254:	461a      	mov	r2, r3
 8008256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	00db      	lsls	r3, r3, #3
 800825c:	4413      	add	r3, r2
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6812      	ldr	r2, [r2, #0]
 8008262:	4413      	add	r3, r2
 8008264:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008268:	881b      	ldrh	r3, [r3, #0]
 800826a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800826e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008270:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008274:	695a      	ldr	r2, [r3, #20]
 8008276:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008278:	69db      	ldr	r3, [r3, #28]
 800827a:	441a      	add	r2, r3
 800827c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800827e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008280:	2100      	movs	r1, #0
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f00b fedd 	bl	8014042 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800828e:	b2db      	uxtb	r3, r3
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 834a 	beq.w	800892a <PCD_EP_ISR_Handler+0x744>
 8008296:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	2b00      	cmp	r3, #0
 800829c:	f040 8345 	bne.w	800892a <PCD_EP_ISR_Handler+0x744>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	b292      	uxth	r2, r2
 80082b4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80082c0:	e333      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80082c8:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80082d4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80082d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d032      	beq.n	8008346 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	461a      	mov	r2, r3
 80082ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	00db      	lsls	r3, r3, #3
 80082f2:	4413      	add	r3, r2
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	6812      	ldr	r2, [r2, #0]
 80082f8:	4413      	add	r3, r2
 80082fa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80082fe:	881b      	ldrh	r3, [r3, #0]
 8008300:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008306:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6818      	ldr	r0, [r3, #0]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8008312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008314:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008318:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800831a:	b29b      	uxth	r3, r3
 800831c:	f008 fa39 	bl	8010792 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	881b      	ldrh	r3, [r3, #0]
 8008326:	b29a      	uxth	r2, r3
 8008328:	f640 738f 	movw	r3, #3983	; 0xf8f
 800832c:	4013      	ands	r3, r2
 800832e:	823b      	strh	r3, [r7, #16]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	8a3a      	ldrh	r2, [r7, #16]
 8008336:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800833a:	b292      	uxth	r2, r2
 800833c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f00b fe52 	bl	8013fe8 <HAL_PCD_SetupStageCallback>
 8008344:	e2f1      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008346:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800834a:	2b00      	cmp	r3, #0
 800834c:	f280 82ed 	bge.w	800892a <PCD_EP_ISR_Handler+0x744>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	881b      	ldrh	r3, [r3, #0]
 8008356:	b29a      	uxth	r2, r3
 8008358:	f640 738f 	movw	r3, #3983	; 0xf8f
 800835c:	4013      	ands	r3, r2
 800835e:	83fb      	strh	r3, [r7, #30]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	8bfa      	ldrh	r2, [r7, #30]
 8008366:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800836a:	b292      	uxth	r2, r2
 800836c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008376:	b29b      	uxth	r3, r3
 8008378:	461a      	mov	r2, r3
 800837a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	00db      	lsls	r3, r3, #3
 8008380:	4413      	add	r3, r2
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	6812      	ldr	r2, [r2, #0]
 8008386:	4413      	add	r3, r2
 8008388:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800838c:	881b      	ldrh	r3, [r3, #0]
 800838e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008394:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008396:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008398:	69db      	ldr	r3, [r3, #28]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d019      	beq.n	80083d2 <PCD_EP_ISR_Handler+0x1ec>
 800839e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d015      	beq.n	80083d2 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6818      	ldr	r0, [r3, #0]
 80083aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083ac:	6959      	ldr	r1, [r3, #20]
 80083ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083b0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80083b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083b4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	f008 f9eb 	bl	8010792 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80083bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083be:	695a      	ldr	r2, [r3, #20]
 80083c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083c2:	69db      	ldr	r3, [r3, #28]
 80083c4:	441a      	add	r2, r3
 80083c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083c8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80083ca:	2100      	movs	r1, #0
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f00b fe1d 	bl	801400c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	881b      	ldrh	r3, [r3, #0]
 80083d8:	b29b      	uxth	r3, r3
 80083da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f040 82a3 	bne.w	800892a <PCD_EP_ISR_Handler+0x744>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	61bb      	str	r3, [r7, #24]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	461a      	mov	r2, r3
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	4413      	add	r3, r2
 80083fa:	61bb      	str	r3, [r7, #24]
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008406:	691b      	ldr	r3, [r3, #16]
 8008408:	2b3e      	cmp	r3, #62	; 0x3e
 800840a:	d918      	bls.n	800843e <PCD_EP_ISR_Handler+0x258>
 800840c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	095b      	lsrs	r3, r3, #5
 8008412:	647b      	str	r3, [r7, #68]	; 0x44
 8008414:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	f003 031f 	and.w	r3, r3, #31
 800841c:	2b00      	cmp	r3, #0
 800841e:	d102      	bne.n	8008426 <PCD_EP_ISR_Handler+0x240>
 8008420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008422:	3b01      	subs	r3, #1
 8008424:	647b      	str	r3, [r7, #68]	; 0x44
 8008426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008428:	b29b      	uxth	r3, r3
 800842a:	029b      	lsls	r3, r3, #10
 800842c:	b29b      	uxth	r3, r3
 800842e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008436:	b29a      	uxth	r2, r3
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	801a      	strh	r2, [r3, #0]
 800843c:	e029      	b.n	8008492 <PCD_EP_ISR_Handler+0x2ac>
 800843e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d112      	bne.n	800846c <PCD_EP_ISR_Handler+0x286>
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	881b      	ldrh	r3, [r3, #0]
 800844a:	b29b      	uxth	r3, r3
 800844c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008450:	b29a      	uxth	r2, r3
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	801a      	strh	r2, [r3, #0]
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	b29b      	uxth	r3, r3
 800845c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008460:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008464:	b29a      	uxth	r2, r3
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	801a      	strh	r2, [r3, #0]
 800846a:	e012      	b.n	8008492 <PCD_EP_ISR_Handler+0x2ac>
 800846c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	085b      	lsrs	r3, r3, #1
 8008472:	647b      	str	r3, [r7, #68]	; 0x44
 8008474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	f003 0301 	and.w	r3, r3, #1
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <PCD_EP_ISR_Handler+0x2a0>
 8008480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008482:	3301      	adds	r3, #1
 8008484:	647b      	str	r3, [r7, #68]	; 0x44
 8008486:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008488:	b29b      	uxth	r3, r3
 800848a:	029b      	lsls	r3, r3, #10
 800848c:	b29a      	uxth	r2, r3
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	881b      	ldrh	r3, [r3, #0]
 8008498:	b29b      	uxth	r3, r3
 800849a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800849e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084a2:	827b      	strh	r3, [r7, #18]
 80084a4:	8a7b      	ldrh	r3, [r7, #18]
 80084a6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80084aa:	827b      	strh	r3, [r7, #18]
 80084ac:	8a7b      	ldrh	r3, [r7, #18]
 80084ae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80084b2:	827b      	strh	r3, [r7, #18]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	8a7b      	ldrh	r3, [r7, #18]
 80084ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	8013      	strh	r3, [r2, #0]
 80084ce:	e22c      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	461a      	mov	r2, r3
 80084d6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	881b      	ldrh	r3, [r3, #0]
 80084e0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80084e4:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	f280 80f6 	bge.w	80086da <PCD_EP_ISR_Handler+0x4f4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80084f8:	009b      	lsls	r3, r3, #2
 80084fa:	4413      	add	r3, r2
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	b29a      	uxth	r2, r3
 8008500:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008504:	4013      	ands	r3, r2
 8008506:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	4413      	add	r3, r2
 8008518:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800851c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008520:	b292      	uxth	r2, r2
 8008522:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008524:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8008528:	4613      	mov	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	4413      	add	r3, r2
 800852e:	00db      	lsls	r3, r3, #3
 8008530:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	4413      	add	r3, r2
 8008538:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800853a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800853c:	7b1b      	ldrb	r3, [r3, #12]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d123      	bne.n	800858a <PCD_EP_ISR_Handler+0x3a4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800854a:	b29b      	uxth	r3, r3
 800854c:	461a      	mov	r2, r3
 800854e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	00db      	lsls	r3, r3, #3
 8008554:	4413      	add	r3, r2
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	6812      	ldr	r2, [r2, #0]
 800855a:	4413      	add	r3, r2
 800855c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008560:	881b      	ldrh	r3, [r3, #0]
 8008562:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008566:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 800856a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 808e 	beq.w	8008690 <PCD_EP_ISR_Handler+0x4aa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6818      	ldr	r0, [r3, #0]
 8008578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800857a:	6959      	ldr	r1, [r3, #20]
 800857c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800857e:	88da      	ldrh	r2, [r3, #6]
 8008580:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008584:	f008 f905 	bl	8010792 <USB_ReadPMA>
 8008588:	e082      	b.n	8008690 <PCD_EP_ISR_Handler+0x4aa>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800858a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800858c:	78db      	ldrb	r3, [r3, #3]
 800858e:	2b02      	cmp	r3, #2
 8008590:	d10a      	bne.n	80085a8 <PCD_EP_ISR_Handler+0x3c2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008592:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008596:	461a      	mov	r2, r3
 8008598:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f9d3 	bl	8008946 <HAL_PCD_EP_DB_Receive>
 80085a0:	4603      	mov	r3, r0
 80085a2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80085a6:	e073      	b.n	8008690 <PCD_EP_ISR_Handler+0x4aa>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	461a      	mov	r2, r3
 80085ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	4413      	add	r3, r2
 80085b6:	881b      	ldrh	r3, [r3, #0]
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	461a      	mov	r2, r3
 80085cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	441a      	add	r2, r3
 80085d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80085d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4413      	add	r3, r2
 80085fa:	881b      	ldrh	r3, [r3, #0]
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d022      	beq.n	800864c <PCD_EP_ISR_Handler+0x466>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800860e:	b29b      	uxth	r3, r3
 8008610:	461a      	mov	r2, r3
 8008612:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	00db      	lsls	r3, r3, #3
 8008618:	4413      	add	r3, r2
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6812      	ldr	r2, [r2, #0]
 800861e:	4413      	add	r3, r2
 8008620:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008624:	881b      	ldrh	r3, [r3, #0]
 8008626:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800862a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800862e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008632:	2b00      	cmp	r3, #0
 8008634:	d02c      	beq.n	8008690 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6818      	ldr	r0, [r3, #0]
 800863a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800863c:	6959      	ldr	r1, [r3, #20]
 800863e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008640:	891a      	ldrh	r2, [r3, #8]
 8008642:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008646:	f008 f8a4 	bl	8010792 <USB_ReadPMA>
 800864a:	e021      	b.n	8008690 <PCD_EP_ISR_Handler+0x4aa>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008654:	b29b      	uxth	r3, r3
 8008656:	461a      	mov	r2, r3
 8008658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	00db      	lsls	r3, r3, #3
 800865e:	4413      	add	r3, r2
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	6812      	ldr	r2, [r2, #0]
 8008664:	4413      	add	r3, r2
 8008666:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800866a:	881b      	ldrh	r3, [r3, #0]
 800866c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008670:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8008674:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008678:	2b00      	cmp	r3, #0
 800867a:	d009      	beq.n	8008690 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6818      	ldr	r0, [r3, #0]
 8008680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008682:	6959      	ldr	r1, [r3, #20]
 8008684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008686:	895a      	ldrh	r2, [r3, #10]
 8008688:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800868c:	f008 f881 	bl	8010792 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008692:	69da      	ldr	r2, [r3, #28]
 8008694:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008698:	441a      	add	r2, r3
 800869a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800869c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800869e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086a0:	695a      	ldr	r2, [r3, #20]
 80086a2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80086a6:	441a      	add	r2, r3
 80086a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086aa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80086ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d005      	beq.n	80086c0 <PCD_EP_ISR_Handler+0x4da>
 80086b4:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80086b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d206      	bcs.n	80086ce <PCD_EP_ISR_Handler+0x4e8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80086c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f00b fca0 	bl	801400c <HAL_PCD_DataOutStageCallback>
 80086cc:	e005      	b.n	80086da <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80086d4:	4618      	mov	r0, r3
 80086d6:	f006 fbaa 	bl	800ee2e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80086da:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80086de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 8121 	beq.w	800892a <PCD_EP_ISR_Handler+0x744>
      {
        ep = &hpcd->IN_ep[epindex];
 80086e8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80086ec:	1c5a      	adds	r2, r3, #1
 80086ee:	4613      	mov	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	00db      	lsls	r3, r3, #3
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	4413      	add	r3, r2
 80086fa:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	461a      	mov	r2, r3
 8008702:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4413      	add	r3, r2
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	b29b      	uxth	r3, r3
 800870e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8008712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008716:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	441a      	add	r2, r3
 8008728:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800872c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008730:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008734:	b29b      	uxth	r3, r3
 8008736:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 8008738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800873a:	78db      	ldrb	r3, [r3, #3]
 800873c:	2b02      	cmp	r3, #2
 800873e:	f000 80a2 	beq.w	8008886 <PCD_EP_ISR_Handler+0x6a0>
        {
          ep->xfer_len = 0U;
 8008742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008744:	2200      	movs	r2, #0
 8008746:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800874a:	7b1b      	ldrb	r3, [r3, #12]
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 8093 	beq.w	8008878 <PCD_EP_ISR_Handler+0x692>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008752:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875a:	2b00      	cmp	r3, #0
 800875c:	d046      	beq.n	80087ec <PCD_EP_ISR_Handler+0x606>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800875e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008760:	785b      	ldrb	r3, [r3, #1]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d126      	bne.n	80087b4 <PCD_EP_ISR_Handler+0x5ce>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	627b      	str	r3, [r7, #36]	; 0x24
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008774:	b29b      	uxth	r3, r3
 8008776:	461a      	mov	r2, r3
 8008778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877a:	4413      	add	r3, r2
 800877c:	627b      	str	r3, [r7, #36]	; 0x24
 800877e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	00da      	lsls	r2, r3, #3
 8008784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008786:	4413      	add	r3, r2
 8008788:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800878c:	623b      	str	r3, [r7, #32]
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	881b      	ldrh	r3, [r3, #0]
 8008792:	b29b      	uxth	r3, r3
 8008794:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008798:	b29a      	uxth	r2, r3
 800879a:	6a3b      	ldr	r3, [r7, #32]
 800879c:	801a      	strh	r2, [r3, #0]
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	6a3b      	ldr	r3, [r7, #32]
 80087b0:	801a      	strh	r2, [r3, #0]
 80087b2:	e061      	b.n	8008878 <PCD_EP_ISR_Handler+0x692>
 80087b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087b6:	785b      	ldrb	r3, [r3, #1]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d15d      	bne.n	8008878 <PCD_EP_ISR_Handler+0x692>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	461a      	mov	r2, r3
 80087ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d0:	4413      	add	r3, r2
 80087d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	00da      	lsls	r2, r3, #3
 80087da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087dc:	4413      	add	r3, r2
 80087de:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80087e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80087e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e6:	2200      	movs	r2, #0
 80087e8:	801a      	strh	r2, [r3, #0]
 80087ea:	e045      	b.n	8008878 <PCD_EP_ISR_Handler+0x692>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087f4:	785b      	ldrb	r3, [r3, #1]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d126      	bne.n	8008848 <PCD_EP_ISR_Handler+0x662>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	637b      	str	r3, [r7, #52]	; 0x34
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008808:	b29b      	uxth	r3, r3
 800880a:	461a      	mov	r2, r3
 800880c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800880e:	4413      	add	r3, r2
 8008810:	637b      	str	r3, [r7, #52]	; 0x34
 8008812:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	00da      	lsls	r2, r3, #3
 8008818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800881a:	4413      	add	r3, r2
 800881c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008820:	633b      	str	r3, [r7, #48]	; 0x30
 8008822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	b29b      	uxth	r3, r3
 8008828:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800882c:	b29a      	uxth	r2, r3
 800882e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008830:	801a      	strh	r2, [r3, #0]
 8008832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	b29b      	uxth	r3, r3
 8008838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800883c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008840:	b29a      	uxth	r2, r3
 8008842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008844:	801a      	strh	r2, [r3, #0]
 8008846:	e017      	b.n	8008878 <PCD_EP_ISR_Handler+0x692>
 8008848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800884a:	785b      	ldrb	r3, [r3, #1]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d113      	bne.n	8008878 <PCD_EP_ISR_Handler+0x692>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008858:	b29b      	uxth	r3, r3
 800885a:	461a      	mov	r2, r3
 800885c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800885e:	4413      	add	r3, r2
 8008860:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	00da      	lsls	r2, r3, #3
 8008868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800886a:	4413      	add	r3, r2
 800886c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008870:	63bb      	str	r3, [r7, #56]	; 0x38
 8008872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008874:	2200      	movs	r2, #0
 8008876:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008878:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	4619      	mov	r1, r3
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f00b fbdf 	bl	8014042 <HAL_PCD_DataInStageCallback>
 8008884:	e051      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Bulk Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008886:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800888a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800888e:	2b00      	cmp	r3, #0
 8008890:	d144      	bne.n	800891c <PCD_EP_ISR_Handler+0x736>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800889a:	b29b      	uxth	r3, r3
 800889c:	461a      	mov	r2, r3
 800889e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	00db      	lsls	r3, r3, #3
 80088a4:	4413      	add	r3, r2
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	6812      	ldr	r2, [r2, #0]
 80088aa:	4413      	add	r3, r2
 80088ac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80088b0:	881b      	ldrh	r3, [r3, #0]
 80088b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80088ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088bc:	699a      	ldr	r2, [r3, #24]
 80088be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d907      	bls.n	80088d6 <PCD_EP_ISR_Handler+0x6f0>
            {
              ep->xfer_len -= TxPctSize;
 80088c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088c8:	699a      	ldr	r2, [r3, #24]
 80088ca:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80088ce:	1ad2      	subs	r2, r2, r3
 80088d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088d2:	619a      	str	r2, [r3, #24]
 80088d4:	e002      	b.n	80088dc <PCD_EP_ISR_Handler+0x6f6>
            }
            else
            {
              ep->xfer_len = 0U;
 80088d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088d8:	2200      	movs	r2, #0
 80088da:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80088dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d106      	bne.n	80088f2 <PCD_EP_ISR_Handler+0x70c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80088e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f00b fba9 	bl	8014042 <HAL_PCD_DataInStageCallback>
 80088f0:	e01b      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80088f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088f4:	695a      	ldr	r2, [r3, #20]
 80088f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80088fa:	441a      	add	r2, r3
 80088fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088fe:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008902:	69da      	ldr	r2, [r3, #28]
 8008904:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008908:	441a      	add	r2, r3
 800890a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800890c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008914:	4618      	mov	r0, r3
 8008916:	f006 fa8a 	bl	800ee2e <USB_EPStartXfer>
 800891a:	e006      	b.n	800892a <PCD_EP_ISR_Handler+0x744>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800891c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008920:	461a      	mov	r2, r3
 8008922:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f917 	bl	8008b58 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008932:	b29b      	uxth	r3, r3
 8008934:	b21b      	sxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	f6ff ac5a 	blt.w	80081f0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3758      	adds	r7, #88	; 0x58
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b088      	sub	sp, #32
 800894a:	af00      	add	r7, sp, #0
 800894c:	60f8      	str	r0, [r7, #12]
 800894e:	60b9      	str	r1, [r7, #8]
 8008950:	4613      	mov	r3, r2
 8008952:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008954:	88fb      	ldrh	r3, [r7, #6]
 8008956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800895a:	2b00      	cmp	r3, #0
 800895c:	d07c      	beq.n	8008a58 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008966:	b29b      	uxth	r3, r3
 8008968:	461a      	mov	r2, r3
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	00db      	lsls	r3, r3, #3
 8008970:	4413      	add	r3, r2
 8008972:	68fa      	ldr	r2, [r7, #12]
 8008974:	6812      	ldr	r2, [r2, #0]
 8008976:	4413      	add	r3, r2
 8008978:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008982:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	699a      	ldr	r2, [r3, #24]
 8008988:	8b7b      	ldrh	r3, [r7, #26]
 800898a:	429a      	cmp	r2, r3
 800898c:	d306      	bcc.n	800899c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	699a      	ldr	r2, [r3, #24]
 8008992:	8b7b      	ldrh	r3, [r7, #26]
 8008994:	1ad2      	subs	r2, r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	619a      	str	r2, [r3, #24]
 800899a:	e002      	b.n	80089a2 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	2200      	movs	r2, #0
 80089a0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d123      	bne.n	80089f2 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	461a      	mov	r2, r3
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	4413      	add	r3, r2
 80089b8:	881b      	ldrh	r3, [r3, #0]
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089c4:	833b      	strh	r3, [r7, #24]
 80089c6:	8b3b      	ldrh	r3, [r7, #24]
 80089c8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80089cc:	833b      	strh	r3, [r7, #24]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	461a      	mov	r2, r3
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	441a      	add	r2, r3
 80089dc:	8b3b      	ldrh	r3, [r7, #24]
 80089de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80089f2:	88fb      	ldrh	r3, [r7, #6]
 80089f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d01f      	beq.n	8008a3c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	461a      	mov	r2, r3
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4413      	add	r3, r2
 8008a0a:	881b      	ldrh	r3, [r3, #0]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a16:	82fb      	strh	r3, [r7, #22]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	441a      	add	r2, r3
 8008a26:	8afb      	ldrh	r3, [r7, #22]
 8008a28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008a3c:	8b7b      	ldrh	r3, [r7, #26]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 8085 	beq.w	8008b4e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6818      	ldr	r0, [r3, #0]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	6959      	ldr	r1, [r3, #20]
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	891a      	ldrh	r2, [r3, #8]
 8008a50:	8b7b      	ldrh	r3, [r7, #26]
 8008a52:	f007 fe9e 	bl	8010792 <USB_ReadPMA>
 8008a56:	e07a      	b.n	8008b4e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	461a      	mov	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	00db      	lsls	r3, r3, #3
 8008a6a:	4413      	add	r3, r2
 8008a6c:	68fa      	ldr	r2, [r7, #12]
 8008a6e:	6812      	ldr	r2, [r2, #0]
 8008a70:	4413      	add	r3, r2
 8008a72:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a7c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	699a      	ldr	r2, [r3, #24]
 8008a82:	8b7b      	ldrh	r3, [r7, #26]
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d306      	bcc.n	8008a96 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	699a      	ldr	r2, [r3, #24]
 8008a8c:	8b7b      	ldrh	r3, [r7, #26]
 8008a8e:	1ad2      	subs	r2, r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	619a      	str	r2, [r3, #24]
 8008a94:	e002      	b.n	8008a9c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	699b      	ldr	r3, [r3, #24]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d123      	bne.n	8008aec <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	009b      	lsls	r3, r3, #2
 8008ab0:	4413      	add	r3, r2
 8008ab2:	881b      	ldrh	r3, [r3, #0]
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008abe:	83fb      	strh	r3, [r7, #30]
 8008ac0:	8bfb      	ldrh	r3, [r7, #30]
 8008ac2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008ac6:	83fb      	strh	r3, [r7, #30]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	461a      	mov	r2, r3
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	441a      	add	r2, r3
 8008ad6:	8bfb      	ldrh	r3, [r7, #30]
 8008ad8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008adc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ae0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008aec:	88fb      	ldrh	r3, [r7, #6]
 8008aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d11f      	bne.n	8008b36 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	461a      	mov	r2, r3
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	4413      	add	r3, r2
 8008b04:	881b      	ldrh	r3, [r3, #0]
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b10:	83bb      	strh	r3, [r7, #28]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	441a      	add	r2, r3
 8008b20:	8bbb      	ldrh	r3, [r7, #28]
 8008b22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b2e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008b36:	8b7b      	ldrh	r3, [r7, #26]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d008      	beq.n	8008b4e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6818      	ldr	r0, [r3, #0]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	6959      	ldr	r1, [r3, #20]
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	895a      	ldrh	r2, [r3, #10]
 8008b48:	8b7b      	ldrh	r3, [r7, #26]
 8008b4a:	f007 fe22 	bl	8010792 <USB_ReadPMA>
    }
  }

  return count;
 8008b4e:	8b7b      	ldrh	r3, [r7, #26]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3720      	adds	r7, #32
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b0a2      	sub	sp, #136	; 0x88
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	4613      	mov	r3, r2
 8008b64:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008b66:	88fb      	ldrh	r3, [r7, #6]
 8008b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f000 81c5 	beq.w	8008efc <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	4413      	add	r3, r2
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	6812      	ldr	r2, [r2, #0]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008b90:	881b      	ldrh	r3, [r3, #0]
 8008b92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b96:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	699a      	ldr	r2, [r3, #24]
 8008b9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d907      	bls.n	8008bb6 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	699a      	ldr	r2, [r3, #24]
 8008baa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008bae:	1ad2      	subs	r2, r2, r3
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	619a      	str	r2, [r3, #24]
 8008bb4:	e002      	b.n	8008bbc <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	699b      	ldr	r3, [r3, #24]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	f040 80b9 	bne.w	8008d38 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	785b      	ldrb	r3, [r3, #1]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d126      	bne.n	8008c1c <HAL_PCD_EP_DB_Transmit+0xc4>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	461a      	mov	r2, r3
 8008be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be2:	4413      	add	r3, r2
 8008be4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	00da      	lsls	r2, r3, #3
 8008bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bee:	4413      	add	r3, r2
 8008bf0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf8:	881b      	ldrh	r3, [r3, #0]
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c00:	b29a      	uxth	r2, r3
 8008c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c04:	801a      	strh	r2, [r3, #0]
 8008c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c08:	881b      	ldrh	r3, [r3, #0]
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c18:	801a      	strh	r2, [r3, #0]
 8008c1a:	e01a      	b.n	8008c52 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	785b      	ldrb	r3, [r3, #1]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d116      	bne.n	8008c52 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	633b      	str	r3, [r7, #48]	; 0x30
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	461a      	mov	r2, r3
 8008c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c38:	4413      	add	r3, r2
 8008c3a:	633b      	str	r3, [r7, #48]	; 0x30
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	00da      	lsls	r2, r3, #3
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	4413      	add	r3, r2
 8008c46:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c4e:	2200      	movs	r2, #0
 8008c50:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	623b      	str	r3, [r7, #32]
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	785b      	ldrb	r3, [r3, #1]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d126      	bne.n	8008cae <HAL_PCD_EP_DB_Transmit+0x156>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	61bb      	str	r3, [r7, #24]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	461a      	mov	r2, r3
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	4413      	add	r3, r2
 8008c76:	61bb      	str	r3, [r7, #24]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	00da      	lsls	r2, r3, #3
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	4413      	add	r3, r2
 8008c82:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008c86:	617b      	str	r3, [r7, #20]
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	881b      	ldrh	r3, [r3, #0]
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c92:	b29a      	uxth	r2, r3
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	801a      	strh	r2, [r3, #0]
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ca2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ca6:	b29a      	uxth	r2, r3
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	801a      	strh	r2, [r3, #0]
 8008cac:	e017      	b.n	8008cde <HAL_PCD_EP_DB_Transmit+0x186>
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	785b      	ldrb	r3, [r3, #1]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d113      	bne.n	8008cde <HAL_PCD_EP_DB_Transmit+0x186>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	6a3b      	ldr	r3, [r7, #32]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	623b      	str	r3, [r7, #32]
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	00da      	lsls	r2, r3, #3
 8008cce:	6a3b      	ldr	r3, [r7, #32]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008cd6:	61fb      	str	r3, [r7, #28]
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f00b f9ac 	bl	8014042 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008cea:	88fb      	ldrh	r3, [r7, #6]
 8008cec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 82d2 	beq.w	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	4413      	add	r3, r2
 8008d04:	881b      	ldrh	r3, [r3, #0]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d10:	827b      	strh	r3, [r7, #18]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	461a      	mov	r2, r3
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	441a      	add	r2, r3
 8008d20:	8a7b      	ldrh	r3, [r7, #18]
 8008d22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008d2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	8013      	strh	r3, [r2, #0]
 8008d36:	e2b0      	b.n	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008d38:	88fb      	ldrh	r3, [r7, #6]
 8008d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d021      	beq.n	8008d86 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	781b      	ldrb	r3, [r3, #0]
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	4413      	add	r3, r2
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d5c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	461a      	mov	r2, r3
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	441a      	add	r2, r3
 8008d6e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008d72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	f040 8284 	bne.w	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	695a      	ldr	r2, [r3, #20]
 8008d96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008d9a:	441a      	add	r2, r3
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	69da      	ldr	r2, [r3, #28]
 8008da4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008da8:	441a      	add	r2, r3
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	6a1a      	ldr	r2, [r3, #32]
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d309      	bcc.n	8008dce <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	6a1a      	ldr	r2, [r3, #32]
 8008dc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008dc6:	1ad2      	subs	r2, r2, r3
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	621a      	str	r2, [r3, #32]
 8008dcc:	e015      	b.n	8008dfa <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d107      	bne.n	8008de6 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8008dd6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008dda:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008de4:	e009      	b.n	8008dfa <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	2200      	movs	r2, #0
 8008df8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	785b      	ldrb	r3, [r3, #1]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d155      	bne.n	8008eae <HAL_PCD_EP_DB_Transmit+0x356>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	461a      	mov	r2, r3
 8008e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e16:	4413      	add	r3, r2
 8008e18:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	00da      	lsls	r2, r3, #3
 8008e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e22:	4413      	add	r3, r2
 8008e24:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008e28:	637b      	str	r3, [r7, #52]	; 0x34
 8008e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e2c:	2b3e      	cmp	r3, #62	; 0x3e
 8008e2e:	d916      	bls.n	8008e5e <HAL_PCD_EP_DB_Transmit+0x306>
 8008e30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e32:	095b      	lsrs	r3, r3, #5
 8008e34:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e38:	f003 031f 	and.w	r3, r3, #31
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d102      	bne.n	8008e46 <HAL_PCD_EP_DB_Transmit+0x2ee>
 8008e40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e42:	3b01      	subs	r3, #1
 8008e44:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	029b      	lsls	r3, r3, #10
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e56:	b29a      	uxth	r2, r3
 8008e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e5a:	801a      	strh	r2, [r3, #0]
 8008e5c:	e043      	b.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008e5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d112      	bne.n	8008e8a <HAL_PCD_EP_DB_Transmit+0x332>
 8008e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e66:	881b      	ldrh	r3, [r3, #0]
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e72:	801a      	strh	r2, [r3, #0]
 8008e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e76:	881b      	ldrh	r3, [r3, #0]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e82:	b29a      	uxth	r2, r3
 8008e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e86:	801a      	strh	r2, [r3, #0]
 8008e88:	e02d      	b.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e8c:	085b      	lsrs	r3, r3, #1
 8008e8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e92:	f003 0301 	and.w	r3, r3, #1
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d002      	beq.n	8008ea0 <HAL_PCD_EP_DB_Transmit+0x348>
 8008e9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	029b      	lsls	r3, r3, #10
 8008ea6:	b29a      	uxth	r2, r3
 8008ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eaa:	801a      	strh	r2, [r3, #0]
 8008eac:	e01b      	b.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	785b      	ldrb	r3, [r3, #1]
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d117      	bne.n	8008ee6 <HAL_PCD_EP_DB_Transmit+0x38e>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	643b      	str	r3, [r7, #64]	; 0x40
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008eca:	4413      	add	r3, r2
 8008ecc:	643b      	str	r3, [r7, #64]	; 0x40
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	00da      	lsls	r2, r3, #3
 8008ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008edc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ede:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ee4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6818      	ldr	r0, [r3, #0]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	6959      	ldr	r1, [r3, #20]
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	891a      	ldrh	r2, [r3, #8]
 8008ef2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	f007 fc0a 	bl	801070e <USB_WritePMA>
 8008efa:	e1ce      	b.n	800929a <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	461a      	mov	r2, r3
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	00db      	lsls	r3, r3, #3
 8008f0e:	4413      	add	r3, r2
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	6812      	ldr	r2, [r2, #0]
 8008f14:	4413      	add	r3, r2
 8008f16:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008f1a:	881b      	ldrh	r3, [r3, #0]
 8008f1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f20:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	699a      	ldr	r2, [r3, #24]
 8008f28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d307      	bcc.n	8008f40 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	699a      	ldr	r2, [r3, #24]
 8008f34:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008f38:	1ad2      	subs	r2, r2, r3
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	619a      	str	r2, [r3, #24]
 8008f3e:	e002      	b.n	8008f46 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	2200      	movs	r2, #0
 8008f44:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	699b      	ldr	r3, [r3, #24]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	f040 80c4 	bne.w	80090d8 <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	785b      	ldrb	r3, [r3, #1]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d126      	bne.n	8008fa6 <HAL_PCD_EP_DB_Transmit+0x44e>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	461a      	mov	r2, r3
 8008f6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008f6c:	4413      	add	r3, r2
 8008f6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	00da      	lsls	r2, r3, #3
 8008f76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008f78:	4413      	add	r3, r2
 8008f7a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008f7e:	667b      	str	r3, [r7, #100]	; 0x64
 8008f80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008f8a:	b29a      	uxth	r2, r3
 8008f8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f8e:	801a      	strh	r2, [r3, #0]
 8008f90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008f92:	881b      	ldrh	r3, [r3, #0]
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f9e:	b29a      	uxth	r2, r3
 8008fa0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fa2:	801a      	strh	r2, [r3, #0]
 8008fa4:	e01a      	b.n	8008fdc <HAL_PCD_EP_DB_Transmit+0x484>
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	785b      	ldrb	r3, [r3, #1]
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d116      	bne.n	8008fdc <HAL_PCD_EP_DB_Transmit+0x484>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	673b      	str	r3, [r7, #112]	; 0x70
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008fc2:	4413      	add	r3, r2
 8008fc4:	673b      	str	r3, [r7, #112]	; 0x70
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	00da      	lsls	r2, r3, #3
 8008fcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008fce:	4413      	add	r3, r2
 8008fd0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008fd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008fd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fd8:	2200      	movs	r2, #0
 8008fda:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d12f      	bne.n	800904a <HAL_PCD_EP_DB_Transmit+0x4f2>
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009002:	4413      	add	r3, r2
 8009004:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	00da      	lsls	r2, r3, #3
 800900e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009012:	4413      	add	r3, r2
 8009014:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009018:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800901c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	b29b      	uxth	r3, r3
 8009024:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009028:	b29a      	uxth	r2, r3
 800902a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800902e:	801a      	strh	r2, [r3, #0]
 8009030:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009034:	881b      	ldrh	r3, [r3, #0]
 8009036:	b29b      	uxth	r3, r3
 8009038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800903c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009040:	b29a      	uxth	r2, r3
 8009042:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009046:	801a      	strh	r2, [r3, #0]
 8009048:	e017      	b.n	800907a <HAL_PCD_EP_DB_Transmit+0x522>
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	785b      	ldrb	r3, [r3, #1]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d113      	bne.n	800907a <HAL_PCD_EP_DB_Transmit+0x522>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800905a:	b29b      	uxth	r3, r3
 800905c:	461a      	mov	r2, r3
 800905e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009060:	4413      	add	r3, r2
 8009062:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	00da      	lsls	r2, r3, #3
 800906a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800906c:	4413      	add	r3, r2
 800906e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009072:	67bb      	str	r3, [r7, #120]	; 0x78
 8009074:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009076:	2200      	movs	r2, #0
 8009078:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	4619      	mov	r1, r3
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f00a ffde 	bl	8014042 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009086:	88fb      	ldrh	r3, [r7, #6]
 8009088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800908c:	2b00      	cmp	r3, #0
 800908e:	f040 8104 	bne.w	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	461a      	mov	r2, r3
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	4413      	add	r3, r2
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090ac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	461a      	mov	r2, r3
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	441a      	add	r2, r3
 80090be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80090c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80090ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	8013      	strh	r3, [r2, #0]
 80090d6:	e0e0      	b.n	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80090d8:	88fb      	ldrh	r3, [r7, #6]
 80090da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d121      	bne.n	8009126 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	461a      	mov	r2, r3
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	4413      	add	r3, r2
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090fc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	461a      	mov	r2, r3
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	441a      	add	r2, r3
 800910e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009112:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009116:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800911a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800911e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009122:	b29b      	uxth	r3, r3
 8009124:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800912c:	2b01      	cmp	r3, #1
 800912e:	f040 80b4 	bne.w	800929a <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	695a      	ldr	r2, [r3, #20]
 8009136:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800913a:	441a      	add	r2, r3
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	69da      	ldr	r2, [r3, #28]
 8009144:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009148:	441a      	add	r2, r3
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	6a1a      	ldr	r2, [r3, #32]
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	429a      	cmp	r2, r3
 8009158:	d309      	bcc.n	800916e <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	6a1a      	ldr	r2, [r3, #32]
 8009164:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009166:	1ad2      	subs	r2, r2, r3
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	621a      	str	r2, [r3, #32]
 800916c:	e015      	b.n	800919a <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d107      	bne.n	8009186 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 8009176:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800917a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009184:	e009      	b.n	800919a <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	2200      	movs	r2, #0
 8009190:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	663b      	str	r3, [r7, #96]	; 0x60
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	785b      	ldrb	r3, [r3, #1]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d155      	bne.n	8009254 <HAL_PCD_EP_DB_Transmit+0x6fc>
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	461a      	mov	r2, r3
 80091ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80091bc:	4413      	add	r3, r2
 80091be:	65bb      	str	r3, [r7, #88]	; 0x58
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	00da      	lsls	r2, r3, #3
 80091c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80091c8:	4413      	add	r3, r2
 80091ca:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80091ce:	657b      	str	r3, [r7, #84]	; 0x54
 80091d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091d2:	2b3e      	cmp	r3, #62	; 0x3e
 80091d4:	d916      	bls.n	8009204 <HAL_PCD_EP_DB_Transmit+0x6ac>
 80091d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091d8:	095b      	lsrs	r3, r3, #5
 80091da:	677b      	str	r3, [r7, #116]	; 0x74
 80091dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091de:	f003 031f 	and.w	r3, r3, #31
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d102      	bne.n	80091ec <HAL_PCD_EP_DB_Transmit+0x694>
 80091e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091e8:	3b01      	subs	r3, #1
 80091ea:	677b      	str	r3, [r7, #116]	; 0x74
 80091ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	029b      	lsls	r3, r3, #10
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009200:	801a      	strh	r2, [r3, #0]
 8009202:	e040      	b.n	8009286 <HAL_PCD_EP_DB_Transmit+0x72e>
 8009204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009206:	2b00      	cmp	r3, #0
 8009208:	d112      	bne.n	8009230 <HAL_PCD_EP_DB_Transmit+0x6d8>
 800920a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	b29b      	uxth	r3, r3
 8009210:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009214:	b29a      	uxth	r2, r3
 8009216:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009218:	801a      	strh	r2, [r3, #0]
 800921a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800921c:	881b      	ldrh	r3, [r3, #0]
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009224:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009228:	b29a      	uxth	r2, r3
 800922a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800922c:	801a      	strh	r2, [r3, #0]
 800922e:	e02a      	b.n	8009286 <HAL_PCD_EP_DB_Transmit+0x72e>
 8009230:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009232:	085b      	lsrs	r3, r3, #1
 8009234:	677b      	str	r3, [r7, #116]	; 0x74
 8009236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009238:	f003 0301 	and.w	r3, r3, #1
 800923c:	2b00      	cmp	r3, #0
 800923e:	d002      	beq.n	8009246 <HAL_PCD_EP_DB_Transmit+0x6ee>
 8009240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009242:	3301      	adds	r3, #1
 8009244:	677b      	str	r3, [r7, #116]	; 0x74
 8009246:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009248:	b29b      	uxth	r3, r3
 800924a:	029b      	lsls	r3, r3, #10
 800924c:	b29a      	uxth	r2, r3
 800924e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009250:	801a      	strh	r2, [r3, #0]
 8009252:	e018      	b.n	8009286 <HAL_PCD_EP_DB_Transmit+0x72e>
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	785b      	ldrb	r3, [r3, #1]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d114      	bne.n	8009286 <HAL_PCD_EP_DB_Transmit+0x72e>
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009264:	b29b      	uxth	r3, r3
 8009266:	461a      	mov	r2, r3
 8009268:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800926a:	4413      	add	r3, r2
 800926c:	663b      	str	r3, [r7, #96]	; 0x60
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	00da      	lsls	r2, r3, #3
 8009274:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009276:	4413      	add	r3, r2
 8009278:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800927c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800927e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009280:	b29a      	uxth	r2, r3
 8009282:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009284:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	6959      	ldr	r1, [r3, #20]
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	895a      	ldrh	r2, [r3, #10]
 8009292:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009294:	b29b      	uxth	r3, r3
 8009296:	f007 fa3a 	bl	801070e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	461a      	mov	r2, r3
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	009b      	lsls	r3, r3, #2
 80092a6:	4413      	add	r3, r2
 80092a8:	881b      	ldrh	r3, [r3, #0]
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092b4:	823b      	strh	r3, [r7, #16]
 80092b6:	8a3b      	ldrh	r3, [r7, #16]
 80092b8:	f083 0310 	eor.w	r3, r3, #16
 80092bc:	823b      	strh	r3, [r7, #16]
 80092be:	8a3b      	ldrh	r3, [r7, #16]
 80092c0:	f083 0320 	eor.w	r3, r3, #32
 80092c4:	823b      	strh	r3, [r7, #16]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	441a      	add	r2, r3
 80092d4:	8a3b      	ldrh	r3, [r7, #16]
 80092d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3788      	adds	r7, #136	; 0x88
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b087      	sub	sp, #28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	607b      	str	r3, [r7, #4]
 80092fe:	460b      	mov	r3, r1
 8009300:	817b      	strh	r3, [r7, #10]
 8009302:	4613      	mov	r3, r2
 8009304:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009306:	897b      	ldrh	r3, [r7, #10]
 8009308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800930c:	b29b      	uxth	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00b      	beq.n	800932a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009312:	897b      	ldrh	r3, [r7, #10]
 8009314:	f003 0307 	and.w	r3, r3, #7
 8009318:	1c5a      	adds	r2, r3, #1
 800931a:	4613      	mov	r3, r2
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	4413      	add	r3, r2
 8009320:	00db      	lsls	r3, r3, #3
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	4413      	add	r3, r2
 8009326:	617b      	str	r3, [r7, #20]
 8009328:	e009      	b.n	800933e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800932a:	897a      	ldrh	r2, [r7, #10]
 800932c:	4613      	mov	r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	4413      	add	r3, r2
 8009332:	00db      	lsls	r3, r3, #3
 8009334:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	4413      	add	r3, r2
 800933c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800933e:	893b      	ldrh	r3, [r7, #8]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d107      	bne.n	8009354 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	2200      	movs	r2, #0
 8009348:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	b29a      	uxth	r2, r3
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	80da      	strh	r2, [r3, #6]
 8009352:	e00b      	b.n	800936c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	2201      	movs	r2, #1
 8009358:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	b29a      	uxth	r2, r3
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	0c1b      	lsrs	r3, r3, #16
 8009366:	b29a      	uxth	r2, r3
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	371c      	adds	r7, #28
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800937a:	b480      	push	{r7}
 800937c:	b085      	sub	sp, #20
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800939e:	b29b      	uxth	r3, r3
 80093a0:	f043 0301 	orr.w	r3, r3, #1
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	f043 0302 	orr.w	r3, r3, #2
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
	...

080093d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d141      	bne.n	8009462 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80093de:	4b4b      	ldr	r3, [pc, #300]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80093e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093ea:	d131      	bne.n	8009450 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093ec:	4b47      	ldr	r3, [pc, #284]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80093f2:	4a46      	ldr	r2, [pc, #280]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80093fc:	4b43      	ldr	r3, [pc, #268]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009404:	4a41      	ldr	r2, [pc, #260]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800940a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800940c:	4b40      	ldr	r3, [pc, #256]	; (8009510 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2232      	movs	r2, #50	; 0x32
 8009412:	fb02 f303 	mul.w	r3, r2, r3
 8009416:	4a3f      	ldr	r2, [pc, #252]	; (8009514 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009418:	fba2 2303 	umull	r2, r3, r2, r3
 800941c:	0c9b      	lsrs	r3, r3, #18
 800941e:	3301      	adds	r3, #1
 8009420:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009422:	e002      	b.n	800942a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	3b01      	subs	r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800942a:	4b38      	ldr	r3, [pc, #224]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800942c:	695b      	ldr	r3, [r3, #20]
 800942e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009436:	d102      	bne.n	800943e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1f2      	bne.n	8009424 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800943e:	4b33      	ldr	r3, [pc, #204]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800944a:	d158      	bne.n	80094fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800944c:	2303      	movs	r3, #3
 800944e:	e057      	b.n	8009500 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009450:	4b2e      	ldr	r3, [pc, #184]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009452:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009456:	4a2d      	ldr	r2, [pc, #180]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800945c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009460:	e04d      	b.n	80094fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009468:	d141      	bne.n	80094ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800946a:	4b28      	ldr	r3, [pc, #160]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009476:	d131      	bne.n	80094dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009478:	4b24      	ldr	r3, [pc, #144]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800947a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800947e:	4a23      	ldr	r2, [pc, #140]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009484:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009488:	4b20      	ldr	r3, [pc, #128]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009490:	4a1e      	ldr	r2, [pc, #120]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009492:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009496:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009498:	4b1d      	ldr	r3, [pc, #116]	; (8009510 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2232      	movs	r2, #50	; 0x32
 800949e:	fb02 f303 	mul.w	r3, r2, r3
 80094a2:	4a1c      	ldr	r2, [pc, #112]	; (8009514 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80094a4:	fba2 2303 	umull	r2, r3, r2, r3
 80094a8:	0c9b      	lsrs	r3, r3, #18
 80094aa:	3301      	adds	r3, #1
 80094ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80094ae:	e002      	b.n	80094b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	3b01      	subs	r3, #1
 80094b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80094b6:	4b15      	ldr	r3, [pc, #84]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094b8:	695b      	ldr	r3, [r3, #20]
 80094ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094c2:	d102      	bne.n	80094ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1f2      	bne.n	80094b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80094ca:	4b10      	ldr	r3, [pc, #64]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094cc:	695b      	ldr	r3, [r3, #20]
 80094ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094d6:	d112      	bne.n	80094fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80094d8:	2303      	movs	r3, #3
 80094da:	e011      	b.n	8009500 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80094dc:	4b0b      	ldr	r3, [pc, #44]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80094e2:	4a0a      	ldr	r2, [pc, #40]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80094ec:	e007      	b.n	80094fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80094ee:	4b07      	ldr	r3, [pc, #28]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80094f6:	4a05      	ldr	r2, [pc, #20]	; (800950c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80094f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80094fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3714      	adds	r7, #20
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr
 800950c:	40007000 	.word	0x40007000
 8009510:	20000000 	.word	0x20000000
 8009514:	431bde83 	.word	0x431bde83

08009518 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009518:	b480      	push	{r7}
 800951a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800951c:	4b05      	ldr	r3, [pc, #20]	; (8009534 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	4a04      	ldr	r2, [pc, #16]	; (8009534 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009526:	6093      	str	r3, [r2, #8]
}
 8009528:	bf00      	nop
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	40007000 	.word	0x40007000

08009538 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af02      	add	r7, sp, #8
 800953e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009540:	f7fb fbec 	bl	8004d1c <HAL_GetTick>
 8009544:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d101      	bne.n	8009550 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800954c:	2301      	movs	r3, #1
 800954e:	e069      	b.n	8009624 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10b      	bne.n	8009574 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7f9 fdf9 	bl	800315c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800956a:	f241 3188 	movw	r1, #5000	; 0x1388
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 f85e 	bl	8009630 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	3b01      	subs	r3, #1
 8009584:	021a      	lsls	r2, r3, #8
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	430a      	orrs	r2, r1
 800958c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2200      	movs	r2, #0
 8009598:	2120      	movs	r1, #32
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 f856 	bl	800964c <QSPI_WaitFlagStateUntilTimeout>
 80095a0:	4603      	mov	r3, r0
 80095a2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80095a4:	7afb      	ldrb	r3, [r7, #11]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d137      	bne.n	800961a <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80095b4:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	6852      	ldr	r2, [r2, #4]
 80095bc:	0611      	lsls	r1, r2, #24
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	68d2      	ldr	r2, [r2, #12]
 80095c2:	4311      	orrs	r1, r2
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	69d2      	ldr	r2, [r2, #28]
 80095c8:	4311      	orrs	r1, r2
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	6a12      	ldr	r2, [r2, #32]
 80095ce:	4311      	orrs	r1, r2
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	6812      	ldr	r2, [r2, #0]
 80095d4:	430b      	orrs	r3, r1
 80095d6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	4b13      	ldr	r3, [pc, #76]	; (800962c <HAL_QSPI_Init+0xf4>)
 80095e0:	4013      	ands	r3, r2
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	6912      	ldr	r2, [r2, #16]
 80095e6:	0411      	lsls	r1, r2, #16
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	6952      	ldr	r2, [r2, #20]
 80095ec:	4311      	orrs	r1, r2
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	6992      	ldr	r2, [r2, #24]
 80095f2:	4311      	orrs	r1, r2
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	6812      	ldr	r2, [r2, #0]
 80095f8:	430b      	orrs	r3, r1
 80095fa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f042 0201 	orr.w	r2, r2, #1
 800960a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2201      	movs	r2, #1
 8009616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2200      	movs	r2, #0
 800961e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8009622:	7afb      	ldrb	r3, [r7, #11]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	ffe0f8fe 	.word	0xffe0f8fe

08009630 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	683a      	ldr	r2, [r7, #0]
 800963e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b084      	sub	sp, #16
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	603b      	str	r3, [r7, #0]
 8009658:	4613      	mov	r3, r2
 800965a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800965c:	e01a      	b.n	8009694 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009664:	d016      	beq.n	8009694 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009666:	f7fb fb59 	bl	8004d1c <HAL_GetTick>
 800966a:	4602      	mov	r2, r0
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	429a      	cmp	r2, r3
 8009674:	d302      	bcc.n	800967c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d10b      	bne.n	8009694 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2204      	movs	r2, #4
 8009680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009688:	f043 0201 	orr.w	r2, r3, #1
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	e00e      	b.n	80096b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	689a      	ldr	r2, [r3, #8]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	4013      	ands	r3, r2
 800969e:	2b00      	cmp	r3, #0
 80096a0:	bf14      	ite	ne
 80096a2:	2301      	movne	r3, #1
 80096a4:	2300      	moveq	r3, #0
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	461a      	mov	r2, r3
 80096aa:	79fb      	ldrb	r3, [r7, #7]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d1d6      	bne.n	800965e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
	...

080096bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b088      	sub	sp, #32
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e306      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f003 0301 	and.w	r3, r3, #1
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d075      	beq.n	80097c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80096da:	4b97      	ldr	r3, [pc, #604]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	f003 030c 	and.w	r3, r3, #12
 80096e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80096e4:	4b94      	ldr	r3, [pc, #592]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	f003 0303 	and.w	r3, r3, #3
 80096ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	2b0c      	cmp	r3, #12
 80096f2:	d102      	bne.n	80096fa <HAL_RCC_OscConfig+0x3e>
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	2b03      	cmp	r3, #3
 80096f8:	d002      	beq.n	8009700 <HAL_RCC_OscConfig+0x44>
 80096fa:	69bb      	ldr	r3, [r7, #24]
 80096fc:	2b08      	cmp	r3, #8
 80096fe:	d10b      	bne.n	8009718 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009700:	4b8d      	ldr	r3, [pc, #564]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009708:	2b00      	cmp	r3, #0
 800970a:	d05b      	beq.n	80097c4 <HAL_RCC_OscConfig+0x108>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d157      	bne.n	80097c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e2e1      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009720:	d106      	bne.n	8009730 <HAL_RCC_OscConfig+0x74>
 8009722:	4b85      	ldr	r3, [pc, #532]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a84      	ldr	r2, [pc, #528]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800972c:	6013      	str	r3, [r2, #0]
 800972e:	e01d      	b.n	800976c <HAL_RCC_OscConfig+0xb0>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009738:	d10c      	bne.n	8009754 <HAL_RCC_OscConfig+0x98>
 800973a:	4b7f      	ldr	r3, [pc, #508]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a7e      	ldr	r2, [pc, #504]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009744:	6013      	str	r3, [r2, #0]
 8009746:	4b7c      	ldr	r3, [pc, #496]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a7b      	ldr	r2, [pc, #492]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800974c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009750:	6013      	str	r3, [r2, #0]
 8009752:	e00b      	b.n	800976c <HAL_RCC_OscConfig+0xb0>
 8009754:	4b78      	ldr	r3, [pc, #480]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a77      	ldr	r2, [pc, #476]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800975a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800975e:	6013      	str	r3, [r2, #0]
 8009760:	4b75      	ldr	r3, [pc, #468]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a74      	ldr	r2, [pc, #464]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800976a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d013      	beq.n	800979c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009774:	f7fb fad2 	bl	8004d1c <HAL_GetTick>
 8009778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800977a:	e008      	b.n	800978e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800977c:	f7fb face 	bl	8004d1c <HAL_GetTick>
 8009780:	4602      	mov	r2, r0
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	1ad3      	subs	r3, r2, r3
 8009786:	2b64      	cmp	r3, #100	; 0x64
 8009788:	d901      	bls.n	800978e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800978a:	2303      	movs	r3, #3
 800978c:	e2a6      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800978e:	4b6a      	ldr	r3, [pc, #424]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009796:	2b00      	cmp	r3, #0
 8009798:	d0f0      	beq.n	800977c <HAL_RCC_OscConfig+0xc0>
 800979a:	e014      	b.n	80097c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800979c:	f7fb fabe 	bl	8004d1c <HAL_GetTick>
 80097a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80097a2:	e008      	b.n	80097b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80097a4:	f7fb faba 	bl	8004d1c <HAL_GetTick>
 80097a8:	4602      	mov	r2, r0
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	1ad3      	subs	r3, r2, r3
 80097ae:	2b64      	cmp	r3, #100	; 0x64
 80097b0:	d901      	bls.n	80097b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e292      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80097b6:	4b60      	ldr	r3, [pc, #384]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d1f0      	bne.n	80097a4 <HAL_RCC_OscConfig+0xe8>
 80097c2:	e000      	b.n	80097c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0302 	and.w	r3, r3, #2
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d075      	beq.n	80098be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80097d2:	4b59      	ldr	r3, [pc, #356]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	f003 030c 	and.w	r3, r3, #12
 80097da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80097dc:	4b56      	ldr	r3, [pc, #344]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	f003 0303 	and.w	r3, r3, #3
 80097e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80097e6:	69bb      	ldr	r3, [r7, #24]
 80097e8:	2b0c      	cmp	r3, #12
 80097ea:	d102      	bne.n	80097f2 <HAL_RCC_OscConfig+0x136>
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d002      	beq.n	80097f8 <HAL_RCC_OscConfig+0x13c>
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	2b04      	cmp	r3, #4
 80097f6:	d11f      	bne.n	8009838 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80097f8:	4b4f      	ldr	r3, [pc, #316]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009800:	2b00      	cmp	r3, #0
 8009802:	d005      	beq.n	8009810 <HAL_RCC_OscConfig+0x154>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	e265      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009810:	4b49      	ldr	r3, [pc, #292]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	061b      	lsls	r3, r3, #24
 800981e:	4946      	ldr	r1, [pc, #280]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009820:	4313      	orrs	r3, r2
 8009822:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009824:	4b45      	ldr	r3, [pc, #276]	; (800993c <HAL_RCC_OscConfig+0x280>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4618      	mov	r0, r3
 800982a:	f7fb fa2b 	bl	8004c84 <HAL_InitTick>
 800982e:	4603      	mov	r3, r0
 8009830:	2b00      	cmp	r3, #0
 8009832:	d043      	beq.n	80098bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	e251      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d023      	beq.n	8009888 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009840:	4b3d      	ldr	r3, [pc, #244]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a3c      	ldr	r2, [pc, #240]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800984a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800984c:	f7fb fa66 	bl	8004d1c <HAL_GetTick>
 8009850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009852:	e008      	b.n	8009866 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009854:	f7fb fa62 	bl	8004d1c <HAL_GetTick>
 8009858:	4602      	mov	r2, r0
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	1ad3      	subs	r3, r2, r3
 800985e:	2b02      	cmp	r3, #2
 8009860:	d901      	bls.n	8009866 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	e23a      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009866:	4b34      	ldr	r3, [pc, #208]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0f0      	beq.n	8009854 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009872:	4b31      	ldr	r3, [pc, #196]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009874:	685b      	ldr	r3, [r3, #4]
 8009876:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	691b      	ldr	r3, [r3, #16]
 800987e:	061b      	lsls	r3, r3, #24
 8009880:	492d      	ldr	r1, [pc, #180]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009882:	4313      	orrs	r3, r2
 8009884:	604b      	str	r3, [r1, #4]
 8009886:	e01a      	b.n	80098be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009888:	4b2b      	ldr	r3, [pc, #172]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a2a      	ldr	r2, [pc, #168]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800988e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009892:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009894:	f7fb fa42 	bl	8004d1c <HAL_GetTick>
 8009898:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800989a:	e008      	b.n	80098ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800989c:	f7fb fa3e 	bl	8004d1c <HAL_GetTick>
 80098a0:	4602      	mov	r2, r0
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	1ad3      	subs	r3, r2, r3
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d901      	bls.n	80098ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80098aa:	2303      	movs	r3, #3
 80098ac:	e216      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80098ae:	4b22      	ldr	r3, [pc, #136]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d1f0      	bne.n	800989c <HAL_RCC_OscConfig+0x1e0>
 80098ba:	e000      	b.n	80098be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80098bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0308 	and.w	r3, r3, #8
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d041      	beq.n	800994e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	695b      	ldr	r3, [r3, #20]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d01c      	beq.n	800990c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80098d2:	4b19      	ldr	r3, [pc, #100]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80098d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80098d8:	4a17      	ldr	r2, [pc, #92]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80098da:	f043 0301 	orr.w	r3, r3, #1
 80098de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098e2:	f7fb fa1b 	bl	8004d1c <HAL_GetTick>
 80098e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80098e8:	e008      	b.n	80098fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098ea:	f7fb fa17 	bl	8004d1c <HAL_GetTick>
 80098ee:	4602      	mov	r2, r0
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	1ad3      	subs	r3, r2, r3
 80098f4:	2b02      	cmp	r3, #2
 80098f6:	d901      	bls.n	80098fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e1ef      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80098fc:	4b0e      	ldr	r3, [pc, #56]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 80098fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009902:	f003 0302 	and.w	r3, r3, #2
 8009906:	2b00      	cmp	r3, #0
 8009908:	d0ef      	beq.n	80098ea <HAL_RCC_OscConfig+0x22e>
 800990a:	e020      	b.n	800994e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800990c:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 800990e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009912:	4a09      	ldr	r2, [pc, #36]	; (8009938 <HAL_RCC_OscConfig+0x27c>)
 8009914:	f023 0301 	bic.w	r3, r3, #1
 8009918:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800991c:	f7fb f9fe 	bl	8004d1c <HAL_GetTick>
 8009920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009922:	e00d      	b.n	8009940 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009924:	f7fb f9fa 	bl	8004d1c <HAL_GetTick>
 8009928:	4602      	mov	r2, r0
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	2b02      	cmp	r3, #2
 8009930:	d906      	bls.n	8009940 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e1d2      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
 8009936:	bf00      	nop
 8009938:	40021000 	.word	0x40021000
 800993c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009940:	4b8c      	ldr	r3, [pc, #560]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009946:	f003 0302 	and.w	r3, r3, #2
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1ea      	bne.n	8009924 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 0304 	and.w	r3, r3, #4
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 80a6 	beq.w	8009aa8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800995c:	2300      	movs	r3, #0
 800995e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009960:	4b84      	ldr	r3, [pc, #528]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009968:	2b00      	cmp	r3, #0
 800996a:	d101      	bne.n	8009970 <HAL_RCC_OscConfig+0x2b4>
 800996c:	2301      	movs	r3, #1
 800996e:	e000      	b.n	8009972 <HAL_RCC_OscConfig+0x2b6>
 8009970:	2300      	movs	r3, #0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d00d      	beq.n	8009992 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009976:	4b7f      	ldr	r3, [pc, #508]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800997a:	4a7e      	ldr	r2, [pc, #504]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 800997c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009980:	6593      	str	r3, [r2, #88]	; 0x58
 8009982:	4b7c      	ldr	r3, [pc, #496]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800998a:	60fb      	str	r3, [r7, #12]
 800998c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800998e:	2301      	movs	r3, #1
 8009990:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009992:	4b79      	ldr	r3, [pc, #484]	; (8009b78 <HAL_RCC_OscConfig+0x4bc>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800999a:	2b00      	cmp	r3, #0
 800999c:	d118      	bne.n	80099d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800999e:	4b76      	ldr	r3, [pc, #472]	; (8009b78 <HAL_RCC_OscConfig+0x4bc>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a75      	ldr	r2, [pc, #468]	; (8009b78 <HAL_RCC_OscConfig+0x4bc>)
 80099a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80099aa:	f7fb f9b7 	bl	8004d1c <HAL_GetTick>
 80099ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80099b0:	e008      	b.n	80099c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099b2:	f7fb f9b3 	bl	8004d1c <HAL_GetTick>
 80099b6:	4602      	mov	r2, r0
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	2b02      	cmp	r3, #2
 80099be:	d901      	bls.n	80099c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80099c0:	2303      	movs	r3, #3
 80099c2:	e18b      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80099c4:	4b6c      	ldr	r3, [pc, #432]	; (8009b78 <HAL_RCC_OscConfig+0x4bc>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d0f0      	beq.n	80099b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d108      	bne.n	80099ea <HAL_RCC_OscConfig+0x32e>
 80099d8:	4b66      	ldr	r3, [pc, #408]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 80099da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099de:	4a65      	ldr	r2, [pc, #404]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 80099e0:	f043 0301 	orr.w	r3, r3, #1
 80099e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80099e8:	e024      	b.n	8009a34 <HAL_RCC_OscConfig+0x378>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	2b05      	cmp	r3, #5
 80099f0:	d110      	bne.n	8009a14 <HAL_RCC_OscConfig+0x358>
 80099f2:	4b60      	ldr	r3, [pc, #384]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 80099f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099f8:	4a5e      	ldr	r2, [pc, #376]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 80099fa:	f043 0304 	orr.w	r3, r3, #4
 80099fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009a02:	4b5c      	ldr	r3, [pc, #368]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a08:	4a5a      	ldr	r2, [pc, #360]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a0a:	f043 0301 	orr.w	r3, r3, #1
 8009a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009a12:	e00f      	b.n	8009a34 <HAL_RCC_OscConfig+0x378>
 8009a14:	4b57      	ldr	r3, [pc, #348]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a1a:	4a56      	ldr	r2, [pc, #344]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a1c:	f023 0301 	bic.w	r3, r3, #1
 8009a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009a24:	4b53      	ldr	r3, [pc, #332]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a2a:	4a52      	ldr	r2, [pc, #328]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a2c:	f023 0304 	bic.w	r3, r3, #4
 8009a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d016      	beq.n	8009a6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a3c:	f7fb f96e 	bl	8004d1c <HAL_GetTick>
 8009a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a42:	e00a      	b.n	8009a5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a44:	f7fb f96a 	bl	8004d1c <HAL_GetTick>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d901      	bls.n	8009a5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009a56:	2303      	movs	r3, #3
 8009a58:	e140      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a5a:	4b46      	ldr	r3, [pc, #280]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a60:	f003 0302 	and.w	r3, r3, #2
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d0ed      	beq.n	8009a44 <HAL_RCC_OscConfig+0x388>
 8009a68:	e015      	b.n	8009a96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a6a:	f7fb f957 	bl	8004d1c <HAL_GetTick>
 8009a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009a70:	e00a      	b.n	8009a88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a72:	f7fb f953 	bl	8004d1c <HAL_GetTick>
 8009a76:	4602      	mov	r2, r0
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	1ad3      	subs	r3, r2, r3
 8009a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d901      	bls.n	8009a88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009a84:	2303      	movs	r3, #3
 8009a86:	e129      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009a88:	4b3a      	ldr	r3, [pc, #232]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a8e:	f003 0302 	and.w	r3, r3, #2
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1ed      	bne.n	8009a72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a96:	7ffb      	ldrb	r3, [r7, #31]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d105      	bne.n	8009aa8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a9c:	4b35      	ldr	r3, [pc, #212]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aa0:	4a34      	ldr	r2, [pc, #208]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009aa6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0320 	and.w	r3, r3, #32
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d03c      	beq.n	8009b2e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	699b      	ldr	r3, [r3, #24]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d01c      	beq.n	8009af6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009abc:	4b2d      	ldr	r3, [pc, #180]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ac2:	4a2c      	ldr	r2, [pc, #176]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009ac4:	f043 0301 	orr.w	r3, r3, #1
 8009ac8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009acc:	f7fb f926 	bl	8004d1c <HAL_GetTick>
 8009ad0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009ad2:	e008      	b.n	8009ae6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ad4:	f7fb f922 	bl	8004d1c <HAL_GetTick>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	1ad3      	subs	r3, r2, r3
 8009ade:	2b02      	cmp	r3, #2
 8009ae0:	d901      	bls.n	8009ae6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	e0fa      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009ae6:	4b23      	ldr	r3, [pc, #140]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009aec:	f003 0302 	and.w	r3, r3, #2
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d0ef      	beq.n	8009ad4 <HAL_RCC_OscConfig+0x418>
 8009af4:	e01b      	b.n	8009b2e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009af6:	4b1f      	ldr	r3, [pc, #124]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009afc:	4a1d      	ldr	r2, [pc, #116]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009afe:	f023 0301 	bic.w	r3, r3, #1
 8009b02:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b06:	f7fb f909 	bl	8004d1c <HAL_GetTick>
 8009b0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009b0c:	e008      	b.n	8009b20 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009b0e:	f7fb f905 	bl	8004d1c <HAL_GetTick>
 8009b12:	4602      	mov	r2, r0
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	2b02      	cmp	r3, #2
 8009b1a:	d901      	bls.n	8009b20 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009b1c:	2303      	movs	r3, #3
 8009b1e:	e0dd      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009b20:	4b14      	ldr	r3, [pc, #80]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009b26:	f003 0302 	and.w	r3, r3, #2
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1ef      	bne.n	8009b0e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	69db      	ldr	r3, [r3, #28]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 80d1 	beq.w	8009cda <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b38:	4b0e      	ldr	r3, [pc, #56]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f003 030c 	and.w	r3, r3, #12
 8009b40:	2b0c      	cmp	r3, #12
 8009b42:	f000 808b 	beq.w	8009c5c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	69db      	ldr	r3, [r3, #28]
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d15e      	bne.n	8009c0c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b4e:	4b09      	ldr	r3, [pc, #36]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a08      	ldr	r2, [pc, #32]	; (8009b74 <HAL_RCC_OscConfig+0x4b8>)
 8009b54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b5a:	f7fb f8df 	bl	8004d1c <HAL_GetTick>
 8009b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b60:	e00c      	b.n	8009b7c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b62:	f7fb f8db 	bl	8004d1c <HAL_GetTick>
 8009b66:	4602      	mov	r2, r0
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	1ad3      	subs	r3, r2, r3
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d905      	bls.n	8009b7c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009b70:	2303      	movs	r3, #3
 8009b72:	e0b3      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
 8009b74:	40021000 	.word	0x40021000
 8009b78:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b7c:	4b59      	ldr	r3, [pc, #356]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1ec      	bne.n	8009b62 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009b88:	4b56      	ldr	r3, [pc, #344]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009b8a:	68da      	ldr	r2, [r3, #12]
 8009b8c:	4b56      	ldr	r3, [pc, #344]	; (8009ce8 <HAL_RCC_OscConfig+0x62c>)
 8009b8e:	4013      	ands	r3, r2
 8009b90:	687a      	ldr	r2, [r7, #4]
 8009b92:	6a11      	ldr	r1, [r2, #32]
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009b98:	3a01      	subs	r2, #1
 8009b9a:	0112      	lsls	r2, r2, #4
 8009b9c:	4311      	orrs	r1, r2
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009ba2:	0212      	lsls	r2, r2, #8
 8009ba4:	4311      	orrs	r1, r2
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009baa:	0852      	lsrs	r2, r2, #1
 8009bac:	3a01      	subs	r2, #1
 8009bae:	0552      	lsls	r2, r2, #21
 8009bb0:	4311      	orrs	r1, r2
 8009bb2:	687a      	ldr	r2, [r7, #4]
 8009bb4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009bb6:	0852      	lsrs	r2, r2, #1
 8009bb8:	3a01      	subs	r2, #1
 8009bba:	0652      	lsls	r2, r2, #25
 8009bbc:	4311      	orrs	r1, r2
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009bc2:	06d2      	lsls	r2, r2, #27
 8009bc4:	430a      	orrs	r2, r1
 8009bc6:	4947      	ldr	r1, [pc, #284]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009bcc:	4b45      	ldr	r3, [pc, #276]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a44      	ldr	r2, [pc, #272]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009bd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009bd6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009bd8:	4b42      	ldr	r3, [pc, #264]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009bda:	68db      	ldr	r3, [r3, #12]
 8009bdc:	4a41      	ldr	r2, [pc, #260]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009be2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009be4:	f7fb f89a 	bl	8004d1c <HAL_GetTick>
 8009be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009bea:	e008      	b.n	8009bfe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009bec:	f7fb f896 	bl	8004d1c <HAL_GetTick>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d901      	bls.n	8009bfe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009bfa:	2303      	movs	r3, #3
 8009bfc:	e06e      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009bfe:	4b39      	ldr	r3, [pc, #228]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d0f0      	beq.n	8009bec <HAL_RCC_OscConfig+0x530>
 8009c0a:	e066      	b.n	8009cda <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c0c:	4b35      	ldr	r3, [pc, #212]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a34      	ldr	r2, [pc, #208]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009c16:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009c18:	4b32      	ldr	r3, [pc, #200]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c1a:	68db      	ldr	r3, [r3, #12]
 8009c1c:	4a31      	ldr	r2, [pc, #196]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c1e:	f023 0303 	bic.w	r3, r3, #3
 8009c22:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009c24:	4b2f      	ldr	r3, [pc, #188]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c26:	68db      	ldr	r3, [r3, #12]
 8009c28:	4a2e      	ldr	r2, [pc, #184]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c2a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c34:	f7fb f872 	bl	8004d1c <HAL_GetTick>
 8009c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c3a:	e008      	b.n	8009c4e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c3c:	f7fb f86e 	bl	8004d1c <HAL_GetTick>
 8009c40:	4602      	mov	r2, r0
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	1ad3      	subs	r3, r2, r3
 8009c46:	2b02      	cmp	r3, #2
 8009c48:	d901      	bls.n	8009c4e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8009c4a:	2303      	movs	r3, #3
 8009c4c:	e046      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c4e:	4b25      	ldr	r3, [pc, #148]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d1f0      	bne.n	8009c3c <HAL_RCC_OscConfig+0x580>
 8009c5a:	e03e      	b.n	8009cda <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	69db      	ldr	r3, [r3, #28]
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d101      	bne.n	8009c68 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8009c64:	2301      	movs	r3, #1
 8009c66:	e039      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009c68:	4b1e      	ldr	r3, [pc, #120]	; (8009ce4 <HAL_RCC_OscConfig+0x628>)
 8009c6a:	68db      	ldr	r3, [r3, #12]
 8009c6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	f003 0203 	and.w	r2, r3, #3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d12c      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c86:	3b01      	subs	r3, #1
 8009c88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d123      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d11b      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ca8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d113      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cb8:	085b      	lsrs	r3, r3, #1
 8009cba:	3b01      	subs	r3, #1
 8009cbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d109      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ccc:	085b      	lsrs	r3, r3, #1
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d001      	beq.n	8009cda <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e000      	b.n	8009cdc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3720      	adds	r7, #32
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	40021000 	.word	0x40021000
 8009ce8:	019f800c 	.word	0x019f800c

08009cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b086      	sub	sp, #24
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d101      	bne.n	8009d04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e11e      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009d04:	4b91      	ldr	r3, [pc, #580]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f003 030f 	and.w	r3, r3, #15
 8009d0c:	683a      	ldr	r2, [r7, #0]
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d910      	bls.n	8009d34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d12:	4b8e      	ldr	r3, [pc, #568]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f023 020f 	bic.w	r2, r3, #15
 8009d1a:	498c      	ldr	r1, [pc, #560]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d22:	4b8a      	ldr	r3, [pc, #552]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 030f 	and.w	r3, r3, #15
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d001      	beq.n	8009d34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	e106      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f003 0301 	and.w	r3, r3, #1
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d073      	beq.n	8009e28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	2b03      	cmp	r3, #3
 8009d46:	d129      	bne.n	8009d9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d48:	4b81      	ldr	r3, [pc, #516]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d101      	bne.n	8009d58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e0f4      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009d58:	f000 f99e 	bl	800a098 <RCC_GetSysClockFreqFromPLLSource>
 8009d5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	4a7c      	ldr	r2, [pc, #496]	; (8009f54 <HAL_RCC_ClockConfig+0x268>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d93f      	bls.n	8009de6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009d66:	4b7a      	ldr	r3, [pc, #488]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d009      	beq.n	8009d86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d033      	beq.n	8009de6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d12f      	bne.n	8009de6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009d86:	4b72      	ldr	r3, [pc, #456]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d8e:	4a70      	ldr	r2, [pc, #448]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009d96:	2380      	movs	r3, #128	; 0x80
 8009d98:	617b      	str	r3, [r7, #20]
 8009d9a:	e024      	b.n	8009de6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	d107      	bne.n	8009db4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009da4:	4b6a      	ldr	r3, [pc, #424]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d109      	bne.n	8009dc4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009db0:	2301      	movs	r3, #1
 8009db2:	e0c6      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009db4:	4b66      	ldr	r3, [pc, #408]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d101      	bne.n	8009dc4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e0be      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009dc4:	f000 f8ce 	bl	8009f64 <HAL_RCC_GetSysClockFreq>
 8009dc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	4a61      	ldr	r2, [pc, #388]	; (8009f54 <HAL_RCC_ClockConfig+0x268>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d909      	bls.n	8009de6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009dd2:	4b5f      	ldr	r3, [pc, #380]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009dda:	4a5d      	ldr	r2, [pc, #372]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009de0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009de2:	2380      	movs	r3, #128	; 0x80
 8009de4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009de6:	4b5a      	ldr	r3, [pc, #360]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f023 0203 	bic.w	r2, r3, #3
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	4957      	ldr	r1, [pc, #348]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009df4:	4313      	orrs	r3, r2
 8009df6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009df8:	f7fa ff90 	bl	8004d1c <HAL_GetTick>
 8009dfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009dfe:	e00a      	b.n	8009e16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e00:	f7fa ff8c 	bl	8004d1c <HAL_GetTick>
 8009e04:	4602      	mov	r2, r0
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d901      	bls.n	8009e16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009e12:	2303      	movs	r3, #3
 8009e14:	e095      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e16:	4b4e      	ldr	r3, [pc, #312]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	f003 020c 	and.w	r2, r3, #12
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d1eb      	bne.n	8009e00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f003 0302 	and.w	r3, r3, #2
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d023      	beq.n	8009e7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f003 0304 	and.w	r3, r3, #4
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d005      	beq.n	8009e4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009e40:	4b43      	ldr	r3, [pc, #268]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	4a42      	ldr	r2, [pc, #264]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009e4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 0308 	and.w	r3, r3, #8
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d007      	beq.n	8009e68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009e58:	4b3d      	ldr	r3, [pc, #244]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009e60:	4a3b      	ldr	r2, [pc, #236]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009e66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e68:	4b39      	ldr	r3, [pc, #228]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	4936      	ldr	r1, [pc, #216]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e76:	4313      	orrs	r3, r2
 8009e78:	608b      	str	r3, [r1, #8]
 8009e7a:	e008      	b.n	8009e8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	2b80      	cmp	r3, #128	; 0x80
 8009e80:	d105      	bne.n	8009e8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009e82:	4b33      	ldr	r3, [pc, #204]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	4a32      	ldr	r2, [pc, #200]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009e88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009e8e:	4b2f      	ldr	r3, [pc, #188]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 030f 	and.w	r3, r3, #15
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d21d      	bcs.n	8009ed8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e9c:	4b2b      	ldr	r3, [pc, #172]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f023 020f 	bic.w	r2, r3, #15
 8009ea4:	4929      	ldr	r1, [pc, #164]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009eac:	f7fa ff36 	bl	8004d1c <HAL_GetTick>
 8009eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009eb2:	e00a      	b.n	8009eca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009eb4:	f7fa ff32 	bl	8004d1c <HAL_GetTick>
 8009eb8:	4602      	mov	r2, r0
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	1ad3      	subs	r3, r2, r3
 8009ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d901      	bls.n	8009eca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	e03b      	b.n	8009f42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009eca:	4b20      	ldr	r3, [pc, #128]	; (8009f4c <HAL_RCC_ClockConfig+0x260>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 030f 	and.w	r3, r3, #15
 8009ed2:	683a      	ldr	r2, [r7, #0]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d1ed      	bne.n	8009eb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 0304 	and.w	r3, r3, #4
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d008      	beq.n	8009ef6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ee4:	4b1a      	ldr	r3, [pc, #104]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	4917      	ldr	r1, [pc, #92]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d009      	beq.n	8009f16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f02:	4b13      	ldr	r3, [pc, #76]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	00db      	lsls	r3, r3, #3
 8009f10:	490f      	ldr	r1, [pc, #60]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009f12:	4313      	orrs	r3, r2
 8009f14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009f16:	f000 f825 	bl	8009f64 <HAL_RCC_GetSysClockFreq>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	4b0c      	ldr	r3, [pc, #48]	; (8009f50 <HAL_RCC_ClockConfig+0x264>)
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	091b      	lsrs	r3, r3, #4
 8009f22:	f003 030f 	and.w	r3, r3, #15
 8009f26:	490c      	ldr	r1, [pc, #48]	; (8009f58 <HAL_RCC_ClockConfig+0x26c>)
 8009f28:	5ccb      	ldrb	r3, [r1, r3]
 8009f2a:	f003 031f 	and.w	r3, r3, #31
 8009f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8009f32:	4a0a      	ldr	r2, [pc, #40]	; (8009f5c <HAL_RCC_ClockConfig+0x270>)
 8009f34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009f36:	4b0a      	ldr	r3, [pc, #40]	; (8009f60 <HAL_RCC_ClockConfig+0x274>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f7fa fea2 	bl	8004c84 <HAL_InitTick>
 8009f40:	4603      	mov	r3, r0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3718      	adds	r7, #24
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	40022000 	.word	0x40022000
 8009f50:	40021000 	.word	0x40021000
 8009f54:	04c4b400 	.word	0x04c4b400
 8009f58:	08019224 	.word	0x08019224
 8009f5c:	20000000 	.word	0x20000000
 8009f60:	20000004 	.word	0x20000004

08009f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009f6a:	4b2c      	ldr	r3, [pc, #176]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	f003 030c 	and.w	r3, r3, #12
 8009f72:	2b04      	cmp	r3, #4
 8009f74:	d102      	bne.n	8009f7c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009f76:	4b2a      	ldr	r3, [pc, #168]	; (800a020 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009f78:	613b      	str	r3, [r7, #16]
 8009f7a:	e047      	b.n	800a00c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009f7c:	4b27      	ldr	r3, [pc, #156]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	f003 030c 	and.w	r3, r3, #12
 8009f84:	2b08      	cmp	r3, #8
 8009f86:	d102      	bne.n	8009f8e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009f88:	4b26      	ldr	r3, [pc, #152]	; (800a024 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009f8a:	613b      	str	r3, [r7, #16]
 8009f8c:	e03e      	b.n	800a00c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009f8e:	4b23      	ldr	r3, [pc, #140]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	f003 030c 	and.w	r3, r3, #12
 8009f96:	2b0c      	cmp	r3, #12
 8009f98:	d136      	bne.n	800a008 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009f9a:	4b20      	ldr	r3, [pc, #128]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	f003 0303 	and.w	r3, r3, #3
 8009fa2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009fa4:	4b1d      	ldr	r3, [pc, #116]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	091b      	lsrs	r3, r3, #4
 8009faa:	f003 030f 	and.w	r3, r3, #15
 8009fae:	3301      	adds	r3, #1
 8009fb0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2b03      	cmp	r3, #3
 8009fb6:	d10c      	bne.n	8009fd2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009fb8:	4a1a      	ldr	r2, [pc, #104]	; (800a024 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fc0:	4a16      	ldr	r2, [pc, #88]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fc2:	68d2      	ldr	r2, [r2, #12]
 8009fc4:	0a12      	lsrs	r2, r2, #8
 8009fc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009fca:	fb02 f303 	mul.w	r3, r2, r3
 8009fce:	617b      	str	r3, [r7, #20]
      break;
 8009fd0:	e00c      	b.n	8009fec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009fd2:	4a13      	ldr	r2, [pc, #76]	; (800a020 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fda:	4a10      	ldr	r2, [pc, #64]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fdc:	68d2      	ldr	r2, [r2, #12]
 8009fde:	0a12      	lsrs	r2, r2, #8
 8009fe0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009fe4:	fb02 f303 	mul.w	r3, r2, r3
 8009fe8:	617b      	str	r3, [r7, #20]
      break;
 8009fea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009fec:	4b0b      	ldr	r3, [pc, #44]	; (800a01c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fee:	68db      	ldr	r3, [r3, #12]
 8009ff0:	0e5b      	lsrs	r3, r3, #25
 8009ff2:	f003 0303 	and.w	r3, r3, #3
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	005b      	lsls	r3, r3, #1
 8009ffa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009ffc:	697a      	ldr	r2, [r7, #20]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	fbb2 f3f3 	udiv	r3, r2, r3
 800a004:	613b      	str	r3, [r7, #16]
 800a006:	e001      	b.n	800a00c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a008:	2300      	movs	r3, #0
 800a00a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a00c:	693b      	ldr	r3, [r7, #16]
}
 800a00e:	4618      	mov	r0, r3
 800a010:	371c      	adds	r7, #28
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr
 800a01a:	bf00      	nop
 800a01c:	40021000 	.word	0x40021000
 800a020:	00f42400 	.word	0x00f42400
 800a024:	007a1200 	.word	0x007a1200

0800a028 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a028:	b480      	push	{r7}
 800a02a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a02c:	4b03      	ldr	r3, [pc, #12]	; (800a03c <HAL_RCC_GetHCLKFreq+0x14>)
 800a02e:	681b      	ldr	r3, [r3, #0]
}
 800a030:	4618      	mov	r0, r3
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
 800a03a:	bf00      	nop
 800a03c:	20000000 	.word	0x20000000

0800a040 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a044:	f7ff fff0 	bl	800a028 <HAL_RCC_GetHCLKFreq>
 800a048:	4602      	mov	r2, r0
 800a04a:	4b06      	ldr	r3, [pc, #24]	; (800a064 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	0a1b      	lsrs	r3, r3, #8
 800a050:	f003 0307 	and.w	r3, r3, #7
 800a054:	4904      	ldr	r1, [pc, #16]	; (800a068 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a056:	5ccb      	ldrb	r3, [r1, r3]
 800a058:	f003 031f 	and.w	r3, r3, #31
 800a05c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a060:	4618      	mov	r0, r3
 800a062:	bd80      	pop	{r7, pc}
 800a064:	40021000 	.word	0x40021000
 800a068:	08019234 	.word	0x08019234

0800a06c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a070:	f7ff ffda 	bl	800a028 <HAL_RCC_GetHCLKFreq>
 800a074:	4602      	mov	r2, r0
 800a076:	4b06      	ldr	r3, [pc, #24]	; (800a090 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	0adb      	lsrs	r3, r3, #11
 800a07c:	f003 0307 	and.w	r3, r3, #7
 800a080:	4904      	ldr	r1, [pc, #16]	; (800a094 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a082:	5ccb      	ldrb	r3, [r1, r3]
 800a084:	f003 031f 	and.w	r3, r3, #31
 800a088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	40021000 	.word	0x40021000
 800a094:	08019234 	.word	0x08019234

0800a098 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a098:	b480      	push	{r7}
 800a09a:	b087      	sub	sp, #28
 800a09c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a09e:	4b1e      	ldr	r3, [pc, #120]	; (800a118 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	f003 0303 	and.w	r3, r3, #3
 800a0a6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a0a8:	4b1b      	ldr	r3, [pc, #108]	; (800a118 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	091b      	lsrs	r3, r3, #4
 800a0ae:	f003 030f 	and.w	r3, r3, #15
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2b03      	cmp	r3, #3
 800a0ba:	d10c      	bne.n	800a0d6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a0bc:	4a17      	ldr	r2, [pc, #92]	; (800a11c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0c4:	4a14      	ldr	r2, [pc, #80]	; (800a118 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0c6:	68d2      	ldr	r2, [r2, #12]
 800a0c8:	0a12      	lsrs	r2, r2, #8
 800a0ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a0ce:	fb02 f303 	mul.w	r3, r2, r3
 800a0d2:	617b      	str	r3, [r7, #20]
    break;
 800a0d4:	e00c      	b.n	800a0f0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a0d6:	4a12      	ldr	r2, [pc, #72]	; (800a120 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0de:	4a0e      	ldr	r2, [pc, #56]	; (800a118 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0e0:	68d2      	ldr	r2, [r2, #12]
 800a0e2:	0a12      	lsrs	r2, r2, #8
 800a0e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a0e8:	fb02 f303 	mul.w	r3, r2, r3
 800a0ec:	617b      	str	r3, [r7, #20]
    break;
 800a0ee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a0f0:	4b09      	ldr	r3, [pc, #36]	; (800a118 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0f2:	68db      	ldr	r3, [r3, #12]
 800a0f4:	0e5b      	lsrs	r3, r3, #25
 800a0f6:	f003 0303 	and.w	r3, r3, #3
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	005b      	lsls	r3, r3, #1
 800a0fe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a100:	697a      	ldr	r2, [r7, #20]
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	fbb2 f3f3 	udiv	r3, r2, r3
 800a108:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a10a:	687b      	ldr	r3, [r7, #4]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	371c      	adds	r7, #28
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr
 800a118:	40021000 	.word	0x40021000
 800a11c:	007a1200 	.word	0x007a1200
 800a120:	00f42400 	.word	0x00f42400

0800a124 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b086      	sub	sp, #24
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a12c:	2300      	movs	r3, #0
 800a12e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a130:	2300      	movs	r3, #0
 800a132:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	f000 8098 	beq.w	800a272 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a142:	2300      	movs	r3, #0
 800a144:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a146:	4b43      	ldr	r3, [pc, #268]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a14a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10d      	bne.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a152:	4b40      	ldr	r3, [pc, #256]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a156:	4a3f      	ldr	r2, [pc, #252]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a15c:	6593      	str	r3, [r2, #88]	; 0x58
 800a15e:	4b3d      	ldr	r3, [pc, #244]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a166:	60bb      	str	r3, [r7, #8]
 800a168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a16a:	2301      	movs	r3, #1
 800a16c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a16e:	4b3a      	ldr	r3, [pc, #232]	; (800a258 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a39      	ldr	r2, [pc, #228]	; (800a258 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a178:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a17a:	f7fa fdcf 	bl	8004d1c <HAL_GetTick>
 800a17e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a180:	e009      	b.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a182:	f7fa fdcb 	bl	8004d1c <HAL_GetTick>
 800a186:	4602      	mov	r2, r0
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	1ad3      	subs	r3, r2, r3
 800a18c:	2b02      	cmp	r3, #2
 800a18e:	d902      	bls.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a190:	2303      	movs	r3, #3
 800a192:	74fb      	strb	r3, [r7, #19]
        break;
 800a194:	e005      	b.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a196:	4b30      	ldr	r3, [pc, #192]	; (800a258 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d0ef      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a1a2:	7cfb      	ldrb	r3, [r7, #19]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d159      	bne.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a1a8:	4b2a      	ldr	r3, [pc, #168]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1b2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d01e      	beq.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1be:	697a      	ldr	r2, [r7, #20]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d019      	beq.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a1c4:	4b23      	ldr	r3, [pc, #140]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a1d0:	4b20      	ldr	r3, [pc, #128]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1d6:	4a1f      	ldr	r2, [pc, #124]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a1e0:	4b1c      	ldr	r3, [pc, #112]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1e6:	4a1b      	ldr	r2, [pc, #108]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a1ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a1f0:	4a18      	ldr	r2, [pc, #96]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f003 0301 	and.w	r3, r3, #1
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d016      	beq.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a202:	f7fa fd8b 	bl	8004d1c <HAL_GetTick>
 800a206:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a208:	e00b      	b.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a20a:	f7fa fd87 	bl	8004d1c <HAL_GetTick>
 800a20e:	4602      	mov	r2, r0
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	1ad3      	subs	r3, r2, r3
 800a214:	f241 3288 	movw	r2, #5000	; 0x1388
 800a218:	4293      	cmp	r3, r2
 800a21a:	d902      	bls.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a21c:	2303      	movs	r3, #3
 800a21e:	74fb      	strb	r3, [r7, #19]
            break;
 800a220:	e006      	b.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a222:	4b0c      	ldr	r3, [pc, #48]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a228:	f003 0302 	and.w	r3, r3, #2
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d0ec      	beq.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a230:	7cfb      	ldrb	r3, [r7, #19]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a236:	4b07      	ldr	r3, [pc, #28]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a23c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a244:	4903      	ldr	r1, [pc, #12]	; (800a254 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a246:	4313      	orrs	r3, r2
 800a248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a24c:	e008      	b.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a24e:	7cfb      	ldrb	r3, [r7, #19]
 800a250:	74bb      	strb	r3, [r7, #18]
 800a252:	e005      	b.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a254:	40021000 	.word	0x40021000
 800a258:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a25c:	7cfb      	ldrb	r3, [r7, #19]
 800a25e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a260:	7c7b      	ldrb	r3, [r7, #17]
 800a262:	2b01      	cmp	r3, #1
 800a264:	d105      	bne.n	800a272 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a266:	4ba7      	ldr	r3, [pc, #668]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a26a:	4aa6      	ldr	r2, [pc, #664]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a26c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a270:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f003 0301 	and.w	r3, r3, #1
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d00a      	beq.n	800a294 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a27e:	4ba1      	ldr	r3, [pc, #644]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a284:	f023 0203 	bic.w	r2, r3, #3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	499d      	ldr	r1, [pc, #628]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a28e:	4313      	orrs	r3, r2
 800a290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0302 	and.w	r3, r3, #2
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d00a      	beq.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a2a0:	4b98      	ldr	r3, [pc, #608]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2a6:	f023 020c 	bic.w	r2, r3, #12
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	4995      	ldr	r1, [pc, #596]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f003 0304 	and.w	r3, r3, #4
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00a      	beq.n	800a2d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a2c2:	4b90      	ldr	r3, [pc, #576]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2c8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	498c      	ldr	r1, [pc, #560]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0308 	and.w	r3, r3, #8
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d00a      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a2e4:	4b87      	ldr	r3, [pc, #540]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	691b      	ldr	r3, [r3, #16]
 800a2f2:	4984      	ldr	r1, [pc, #528]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f003 0310 	and.w	r3, r3, #16
 800a302:	2b00      	cmp	r3, #0
 800a304:	d00a      	beq.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a306:	4b7f      	ldr	r3, [pc, #508]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a30c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	695b      	ldr	r3, [r3, #20]
 800a314:	497b      	ldr	r1, [pc, #492]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a316:	4313      	orrs	r3, r2
 800a318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f003 0320 	and.w	r3, r3, #32
 800a324:	2b00      	cmp	r3, #0
 800a326:	d00a      	beq.n	800a33e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a328:	4b76      	ldr	r3, [pc, #472]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a32a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a32e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	699b      	ldr	r3, [r3, #24]
 800a336:	4973      	ldr	r1, [pc, #460]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a338:	4313      	orrs	r3, r2
 800a33a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a346:	2b00      	cmp	r3, #0
 800a348:	d00a      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a34a:	4b6e      	ldr	r3, [pc, #440]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a350:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	69db      	ldr	r3, [r3, #28]
 800a358:	496a      	ldr	r1, [pc, #424]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a35a:	4313      	orrs	r3, r2
 800a35c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d00a      	beq.n	800a382 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a36c:	4b65      	ldr	r3, [pc, #404]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a372:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6a1b      	ldr	r3, [r3, #32]
 800a37a:	4962      	ldr	r1, [pc, #392]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a37c:	4313      	orrs	r3, r2
 800a37e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00a      	beq.n	800a3a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a38e:	4b5d      	ldr	r3, [pc, #372]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a394:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a39c:	4959      	ldr	r1, [pc, #356]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d00a      	beq.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a3b0:	4b54      	ldr	r3, [pc, #336]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a3b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a3b6:	f023 0203 	bic.w	r2, r3, #3
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3be:	4951      	ldr	r1, [pc, #324]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d00a      	beq.n	800a3e8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a3d2:	4b4c      	ldr	r3, [pc, #304]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a3d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e0:	4948      	ldr	r1, [pc, #288]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d015      	beq.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a3f4:	4b43      	ldr	r3, [pc, #268]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a3f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a402:	4940      	ldr	r1, [pc, #256]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a404:	4313      	orrs	r3, r2
 800a406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a40e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a412:	d105      	bne.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a414:	4b3b      	ldr	r3, [pc, #236]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	4a3a      	ldr	r2, [pc, #232]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a41a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a41e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d015      	beq.n	800a458 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a42c:	4b35      	ldr	r3, [pc, #212]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a42e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a432:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a43a:	4932      	ldr	r1, [pc, #200]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a43c:	4313      	orrs	r3, r2
 800a43e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a446:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a44a:	d105      	bne.n	800a458 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a44c:	4b2d      	ldr	r3, [pc, #180]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a44e:	68db      	ldr	r3, [r3, #12]
 800a450:	4a2c      	ldr	r2, [pc, #176]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a456:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a460:	2b00      	cmp	r3, #0
 800a462:	d015      	beq.n	800a490 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a464:	4b27      	ldr	r3, [pc, #156]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a46a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a472:	4924      	ldr	r1, [pc, #144]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a474:	4313      	orrs	r3, r2
 800a476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a482:	d105      	bne.n	800a490 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a484:	4b1f      	ldr	r3, [pc, #124]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a486:	68db      	ldr	r3, [r3, #12]
 800a488:	4a1e      	ldr	r2, [pc, #120]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a48a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a48e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d015      	beq.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a49c:	4b19      	ldr	r3, [pc, #100]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4aa:	4916      	ldr	r1, [pc, #88]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4ba:	d105      	bne.n	800a4c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a4bc:	4b11      	ldr	r3, [pc, #68]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	4a10      	ldr	r2, [pc, #64]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d019      	beq.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a4d4:	4b0b      	ldr	r3, [pc, #44]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e2:	4908      	ldr	r1, [pc, #32]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4f2:	d109      	bne.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a4f4:	4b03      	ldr	r3, [pc, #12]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	4a02      	ldr	r2, [pc, #8]	; (800a504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a4fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4fe:	60d3      	str	r3, [r2, #12]
 800a500:	e002      	b.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a502:	bf00      	nop
 800a504:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a510:	2b00      	cmp	r3, #0
 800a512:	d015      	beq.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a514:	4b29      	ldr	r3, [pc, #164]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a51a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a522:	4926      	ldr	r1, [pc, #152]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a524:	4313      	orrs	r3, r2
 800a526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a532:	d105      	bne.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a534:	4b21      	ldr	r3, [pc, #132]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	4a20      	ldr	r2, [pc, #128]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a53a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a53e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d015      	beq.n	800a578 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a54c:	4b1b      	ldr	r3, [pc, #108]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a54e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a552:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a55a:	4918      	ldr	r1, [pc, #96]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a55c:	4313      	orrs	r3, r2
 800a55e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a56a:	d105      	bne.n	800a578 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a56c:	4b13      	ldr	r3, [pc, #76]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	4a12      	ldr	r2, [pc, #72]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a576:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a580:	2b00      	cmp	r3, #0
 800a582:	d015      	beq.n	800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a584:	4b0d      	ldr	r3, [pc, #52]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a586:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a58a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a592:	490a      	ldr	r1, [pc, #40]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a594:	4313      	orrs	r3, r2
 800a596:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a59e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a5a2:	d105      	bne.n	800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a5a4:	4b05      	ldr	r3, [pc, #20]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a5a6:	68db      	ldr	r3, [r3, #12]
 800a5a8:	4a04      	ldr	r2, [pc, #16]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a5aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a5b0:	7cbb      	ldrb	r3, [r7, #18]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3718      	adds	r7, #24
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	40021000 	.word	0x40021000

0800a5c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d101      	bne.n	800a5d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	e09d      	b.n	800a70e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d108      	bne.n	800a5ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5e2:	d009      	beq.n	800a5f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	61da      	str	r2, [r3, #28]
 800a5ea:	e005      	b.n	800a5f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a604:	b2db      	uxtb	r3, r3
 800a606:	2b00      	cmp	r3, #0
 800a608:	d106      	bne.n	800a618 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2200      	movs	r2, #0
 800a60e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7f8 fe76 	bl	8003304 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2202      	movs	r2, #2
 800a61c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	681a      	ldr	r2, [r3, #0]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a62e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a638:	d902      	bls.n	800a640 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a63a:	2300      	movs	r3, #0
 800a63c:	60fb      	str	r3, [r7, #12]
 800a63e:	e002      	b.n	800a646 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a644:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a64e:	d007      	beq.n	800a660 <HAL_SPI_Init+0xa0>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a658:	d002      	beq.n	800a660 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a670:	431a      	orrs	r2, r3
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	f003 0302 	and.w	r3, r3, #2
 800a67a:	431a      	orrs	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	695b      	ldr	r3, [r3, #20]
 800a680:	f003 0301 	and.w	r3, r3, #1
 800a684:	431a      	orrs	r2, r3
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a68e:	431a      	orrs	r2, r3
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	69db      	ldr	r3, [r3, #28]
 800a694:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a698:	431a      	orrs	r2, r3
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6a1b      	ldr	r3, [r3, #32]
 800a69e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6a2:	ea42 0103 	orr.w	r1, r2, r3
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6aa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	430a      	orrs	r2, r1
 800a6b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	0c1b      	lsrs	r3, r3, #16
 800a6bc:	f003 0204 	and.w	r2, r3, #4
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c4:	f003 0310 	and.w	r3, r3, #16
 800a6c8:	431a      	orrs	r2, r3
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ce:	f003 0308 	and.w	r3, r3, #8
 800a6d2:	431a      	orrs	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a6dc:	ea42 0103 	orr.w	r1, r2, r3
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	430a      	orrs	r2, r1
 800a6ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	69da      	ldr	r2, [r3, #28]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a6fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2201      	movs	r2, #1
 800a708:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a70c:	2300      	movs	r3, #0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b088      	sub	sp, #32
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	60f8      	str	r0, [r7, #12]
 800a71e:	60b9      	str	r1, [r7, #8]
 800a720:	603b      	str	r3, [r7, #0]
 800a722:	4613      	mov	r3, r2
 800a724:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a726:	2300      	movs	r3, #0
 800a728:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a730:	2b01      	cmp	r3, #1
 800a732:	d101      	bne.n	800a738 <HAL_SPI_Transmit+0x22>
 800a734:	2302      	movs	r3, #2
 800a736:	e158      	b.n	800a9ea <HAL_SPI_Transmit+0x2d4>
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a740:	f7fa faec 	bl	8004d1c <HAL_GetTick>
 800a744:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a746:	88fb      	ldrh	r3, [r7, #6]
 800a748:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b01      	cmp	r3, #1
 800a754:	d002      	beq.n	800a75c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a756:	2302      	movs	r3, #2
 800a758:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a75a:	e13d      	b.n	800a9d8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d002      	beq.n	800a768 <HAL_SPI_Transmit+0x52>
 800a762:	88fb      	ldrh	r3, [r7, #6]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d102      	bne.n	800a76e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a768:	2301      	movs	r3, #1
 800a76a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a76c:	e134      	b.n	800a9d8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2203      	movs	r2, #3
 800a772:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2200      	movs	r2, #0
 800a77a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	68ba      	ldr	r2, [r7, #8]
 800a780:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	88fa      	ldrh	r2, [r7, #6]
 800a786:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	88fa      	ldrh	r2, [r7, #6]
 800a78c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2200      	movs	r2, #0
 800a792:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2200      	movs	r2, #0
 800a798:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7b8:	d10f      	bne.n	800a7da <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a7d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e4:	2b40      	cmp	r3, #64	; 0x40
 800a7e6:	d007      	beq.n	800a7f8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	68db      	ldr	r3, [r3, #12]
 800a7fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a800:	d94b      	bls.n	800a89a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d002      	beq.n	800a810 <HAL_SPI_Transmit+0xfa>
 800a80a:	8afb      	ldrh	r3, [r7, #22]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d13e      	bne.n	800a88e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a814:	881a      	ldrh	r2, [r3, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a820:	1c9a      	adds	r2, r3, #2
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	3b01      	subs	r3, #1
 800a82e:	b29a      	uxth	r2, r3
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a834:	e02b      	b.n	800a88e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	f003 0302 	and.w	r3, r3, #2
 800a840:	2b02      	cmp	r3, #2
 800a842:	d112      	bne.n	800a86a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a848:	881a      	ldrh	r2, [r3, #0]
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a854:	1c9a      	adds	r2, r3, #2
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a85e:	b29b      	uxth	r3, r3
 800a860:	3b01      	subs	r3, #1
 800a862:	b29a      	uxth	r2, r3
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a868:	e011      	b.n	800a88e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a86a:	f7fa fa57 	bl	8004d1c <HAL_GetTick>
 800a86e:	4602      	mov	r2, r0
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	1ad3      	subs	r3, r2, r3
 800a874:	683a      	ldr	r2, [r7, #0]
 800a876:	429a      	cmp	r2, r3
 800a878:	d803      	bhi.n	800a882 <HAL_SPI_Transmit+0x16c>
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a880:	d102      	bne.n	800a888 <HAL_SPI_Transmit+0x172>
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d102      	bne.n	800a88e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800a888:	2303      	movs	r3, #3
 800a88a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a88c:	e0a4      	b.n	800a9d8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a892:	b29b      	uxth	r3, r3
 800a894:	2b00      	cmp	r3, #0
 800a896:	d1ce      	bne.n	800a836 <HAL_SPI_Transmit+0x120>
 800a898:	e07c      	b.n	800a994 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d002      	beq.n	800a8a8 <HAL_SPI_Transmit+0x192>
 800a8a2:	8afb      	ldrh	r3, [r7, #22]
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	d170      	bne.n	800a98a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8ac:	b29b      	uxth	r3, r3
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d912      	bls.n	800a8d8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8b6:	881a      	ldrh	r2, [r3, #0]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8c2:	1c9a      	adds	r2, r3, #2
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	3b02      	subs	r3, #2
 800a8d0:	b29a      	uxth	r2, r3
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a8d6:	e058      	b.n	800a98a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	330c      	adds	r3, #12
 800a8e2:	7812      	ldrb	r2, [r2, #0]
 800a8e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ea:	1c5a      	adds	r2, r3, #1
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a8fe:	e044      	b.n	800a98a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	f003 0302 	and.w	r3, r3, #2
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d12b      	bne.n	800a966 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a912:	b29b      	uxth	r3, r3
 800a914:	2b01      	cmp	r3, #1
 800a916:	d912      	bls.n	800a93e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a91c:	881a      	ldrh	r2, [r3, #0]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a928:	1c9a      	adds	r2, r3, #2
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a932:	b29b      	uxth	r3, r3
 800a934:	3b02      	subs	r3, #2
 800a936:	b29a      	uxth	r2, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a93c:	e025      	b.n	800a98a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	330c      	adds	r3, #12
 800a948:	7812      	ldrb	r2, [r2, #0]
 800a94a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a950:	1c5a      	adds	r2, r3, #1
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	3b01      	subs	r3, #1
 800a95e:	b29a      	uxth	r2, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a964:	e011      	b.n	800a98a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a966:	f7fa f9d9 	bl	8004d1c <HAL_GetTick>
 800a96a:	4602      	mov	r2, r0
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	1ad3      	subs	r3, r2, r3
 800a970:	683a      	ldr	r2, [r7, #0]
 800a972:	429a      	cmp	r2, r3
 800a974:	d803      	bhi.n	800a97e <HAL_SPI_Transmit+0x268>
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a97c:	d102      	bne.n	800a984 <HAL_SPI_Transmit+0x26e>
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d102      	bne.n	800a98a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a988:	e026      	b.n	800a9d8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a98e:	b29b      	uxth	r3, r3
 800a990:	2b00      	cmp	r3, #0
 800a992:	d1b5      	bne.n	800a900 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a994:	69ba      	ldr	r2, [r7, #24]
 800a996:	6839      	ldr	r1, [r7, #0]
 800a998:	68f8      	ldr	r0, [r7, #12]
 800a99a:	f000 fb5b 	bl	800b054 <SPI_EndRxTxTransaction>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d002      	beq.n	800a9aa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2220      	movs	r2, #32
 800a9a8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d10a      	bne.n	800a9c8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	613b      	str	r3, [r7, #16]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	613b      	str	r3, [r7, #16]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	613b      	str	r3, [r7, #16]
 800a9c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d002      	beq.n	800a9d6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	77fb      	strb	r3, [r7, #31]
 800a9d4:	e000      	b.n	800a9d8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800a9d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a9e8:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3720      	adds	r7, #32
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a9f2:	b580      	push	{r7, lr}
 800a9f4:	b08a      	sub	sp, #40	; 0x28
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	60f8      	str	r0, [r7, #12]
 800a9fa:	60b9      	str	r1, [r7, #8]
 800a9fc:	607a      	str	r2, [r7, #4]
 800a9fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800aa00:	2301      	movs	r3, #1
 800aa02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800aa04:	2300      	movs	r3, #0
 800aa06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d101      	bne.n	800aa18 <HAL_SPI_TransmitReceive+0x26>
 800aa14:	2302      	movs	r3, #2
 800aa16:	e1fb      	b.n	800ae10 <HAL_SPI_TransmitReceive+0x41e>
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa20:	f7fa f97c 	bl	8004d1c <HAL_GetTick>
 800aa24:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aa2c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800aa34:	887b      	ldrh	r3, [r7, #2]
 800aa36:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800aa38:	887b      	ldrh	r3, [r7, #2]
 800aa3a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800aa3c:	7efb      	ldrb	r3, [r7, #27]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d00e      	beq.n	800aa60 <HAL_SPI_TransmitReceive+0x6e>
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa48:	d106      	bne.n	800aa58 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d102      	bne.n	800aa58 <HAL_SPI_TransmitReceive+0x66>
 800aa52:	7efb      	ldrb	r3, [r7, #27]
 800aa54:	2b04      	cmp	r3, #4
 800aa56:	d003      	beq.n	800aa60 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800aa58:	2302      	movs	r3, #2
 800aa5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800aa5e:	e1cd      	b.n	800adfc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d005      	beq.n	800aa72 <HAL_SPI_TransmitReceive+0x80>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d002      	beq.n	800aa72 <HAL_SPI_TransmitReceive+0x80>
 800aa6c:	887b      	ldrh	r3, [r7, #2]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d103      	bne.n	800aa7a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800aa78:	e1c0      	b.n	800adfc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	2b04      	cmp	r3, #4
 800aa84:	d003      	beq.n	800aa8e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2205      	movs	r2, #5
 800aa8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2200      	movs	r2, #0
 800aa92:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	687a      	ldr	r2, [r7, #4]
 800aa98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	887a      	ldrh	r2, [r7, #2]
 800aa9e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	887a      	ldrh	r2, [r7, #2]
 800aaa6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	887a      	ldrh	r2, [r7, #2]
 800aab4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	887a      	ldrh	r2, [r7, #2]
 800aaba:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2200      	movs	r2, #0
 800aac0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2200      	movs	r2, #0
 800aac6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aad0:	d802      	bhi.n	800aad8 <HAL_SPI_TransmitReceive+0xe6>
 800aad2:	8a3b      	ldrh	r3, [r7, #16]
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d908      	bls.n	800aaea <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	685a      	ldr	r2, [r3, #4]
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aae6:	605a      	str	r2, [r3, #4]
 800aae8:	e007      	b.n	800aafa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aaf8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab04:	2b40      	cmp	r3, #64	; 0x40
 800ab06:	d007      	beq.n	800ab18 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ab20:	d97c      	bls.n	800ac1c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d002      	beq.n	800ab30 <HAL_SPI_TransmitReceive+0x13e>
 800ab2a:	8a7b      	ldrh	r3, [r7, #18]
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d169      	bne.n	800ac04 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab34:	881a      	ldrh	r2, [r3, #0]
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab40:	1c9a      	adds	r2, r3, #2
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	b29a      	uxth	r2, r3
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab54:	e056      	b.n	800ac04 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	f003 0302 	and.w	r3, r3, #2
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d11b      	bne.n	800ab9c <HAL_SPI_TransmitReceive+0x1aa>
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d016      	beq.n	800ab9c <HAL_SPI_TransmitReceive+0x1aa>
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d113      	bne.n	800ab9c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab78:	881a      	ldrh	r2, [r3, #0]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab84:	1c9a      	adds	r2, r3, #2
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	3b01      	subs	r3, #1
 800ab92:	b29a      	uxth	r2, r3
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	689b      	ldr	r3, [r3, #8]
 800aba2:	f003 0301 	and.w	r3, r3, #1
 800aba6:	2b01      	cmp	r3, #1
 800aba8:	d11c      	bne.n	800abe4 <HAL_SPI_TransmitReceive+0x1f2>
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d016      	beq.n	800abe4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	68da      	ldr	r2, [r3, #12]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abc0:	b292      	uxth	r2, r2
 800abc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abc8:	1c9a      	adds	r2, r3, #2
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	3b01      	subs	r3, #1
 800abd8:	b29a      	uxth	r2, r3
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800abe0:	2301      	movs	r3, #1
 800abe2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800abe4:	f7fa f89a 	bl	8004d1c <HAL_GetTick>
 800abe8:	4602      	mov	r2, r0
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	1ad3      	subs	r3, r2, r3
 800abee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d807      	bhi.n	800ac04 <HAL_SPI_TransmitReceive+0x212>
 800abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abfa:	d003      	beq.n	800ac04 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800abfc:	2303      	movs	r3, #3
 800abfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ac02:	e0fb      	b.n	800adfc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d1a3      	bne.n	800ab56 <HAL_SPI_TransmitReceive+0x164>
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d19d      	bne.n	800ab56 <HAL_SPI_TransmitReceive+0x164>
 800ac1a:	e0df      	b.n	800addc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d003      	beq.n	800ac2c <HAL_SPI_TransmitReceive+0x23a>
 800ac24:	8a7b      	ldrh	r3, [r7, #18]
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	f040 80cb 	bne.w	800adc2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d912      	bls.n	800ac5c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3a:	881a      	ldrh	r2, [r3, #0]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac46:	1c9a      	adds	r2, r3, #2
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3b02      	subs	r3, #2
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ac5a:	e0b2      	b.n	800adc2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	330c      	adds	r3, #12
 800ac66:	7812      	ldrb	r2, [r2, #0]
 800ac68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6e:	1c5a      	adds	r2, r3, #1
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	3b01      	subs	r3, #1
 800ac7c:	b29a      	uxth	r2, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac82:	e09e      	b.n	800adc2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	f003 0302 	and.w	r3, r3, #2
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d134      	bne.n	800acfc <HAL_SPI_TransmitReceive+0x30a>
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d02f      	beq.n	800acfc <HAL_SPI_TransmitReceive+0x30a>
 800ac9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d12c      	bne.n	800acfc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d912      	bls.n	800acd2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb0:	881a      	ldrh	r2, [r3, #0]
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acbc:	1c9a      	adds	r2, r3, #2
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acc6:	b29b      	uxth	r3, r3
 800acc8:	3b02      	subs	r3, #2
 800acca:	b29a      	uxth	r2, r3
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800acd0:	e012      	b.n	800acf8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	330c      	adds	r3, #12
 800acdc:	7812      	ldrb	r2, [r2, #0]
 800acde:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ace4:	1c5a      	adds	r2, r3, #1
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acee:	b29b      	uxth	r3, r3
 800acf0:	3b01      	subs	r3, #1
 800acf2:	b29a      	uxth	r2, r3
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800acf8:	2300      	movs	r3, #0
 800acfa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	f003 0301 	and.w	r3, r3, #1
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d148      	bne.n	800ad9c <HAL_SPI_TransmitReceive+0x3aa>
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad10:	b29b      	uxth	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d042      	beq.n	800ad9c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d923      	bls.n	800ad6a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	68da      	ldr	r2, [r3, #12]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad2c:	b292      	uxth	r2, r2
 800ad2e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad34:	1c9a      	adds	r2, r3, #2
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	3b02      	subs	r3, #2
 800ad44:	b29a      	uxth	r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d81f      	bhi.n	800ad98 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	685a      	ldr	r2, [r3, #4]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ad66:	605a      	str	r2, [r3, #4]
 800ad68:	e016      	b.n	800ad98 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f103 020c 	add.w	r2, r3, #12
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad76:	7812      	ldrb	r2, [r2, #0]
 800ad78:	b2d2      	uxtb	r2, r2
 800ad7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad80:	1c5a      	adds	r2, r3, #1
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	3b01      	subs	r3, #1
 800ad90:	b29a      	uxth	r2, r3
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ad98:	2301      	movs	r3, #1
 800ad9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ad9c:	f7f9 ffbe 	bl	8004d1c <HAL_GetTick>
 800ada0:	4602      	mov	r2, r0
 800ada2:	69fb      	ldr	r3, [r7, #28]
 800ada4:	1ad3      	subs	r3, r2, r3
 800ada6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d803      	bhi.n	800adb4 <HAL_SPI_TransmitReceive+0x3c2>
 800adac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb2:	d102      	bne.n	800adba <HAL_SPI_TransmitReceive+0x3c8>
 800adb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d103      	bne.n	800adc2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800adba:	2303      	movs	r3, #3
 800adbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800adc0:	e01c      	b.n	800adfc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	2b00      	cmp	r3, #0
 800adca:	f47f af5b 	bne.w	800ac84 <HAL_SPI_TransmitReceive+0x292>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800add4:	b29b      	uxth	r3, r3
 800add6:	2b00      	cmp	r3, #0
 800add8:	f47f af54 	bne.w	800ac84 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800addc:	69fa      	ldr	r2, [r7, #28]
 800adde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ade0:	68f8      	ldr	r0, [r7, #12]
 800ade2:	f000 f937 	bl	800b054 <SPI_EndRxTxTransaction>
 800ade6:	4603      	mov	r3, r0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d006      	beq.n	800adfa <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800adec:	2301      	movs	r3, #1
 800adee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2220      	movs	r2, #32
 800adf6:	661a      	str	r2, [r3, #96]	; 0x60
 800adf8:	e000      	b.n	800adfc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800adfa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2201      	movs	r2, #1
 800ae00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2200      	movs	r2, #0
 800ae08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ae0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3728      	adds	r7, #40	; 0x28
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b088      	sub	sp, #32
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	60f8      	str	r0, [r7, #12]
 800ae20:	60b9      	str	r1, [r7, #8]
 800ae22:	603b      	str	r3, [r7, #0]
 800ae24:	4613      	mov	r3, r2
 800ae26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ae28:	f7f9 ff78 	bl	8004d1c <HAL_GetTick>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae30:	1a9b      	subs	r3, r3, r2
 800ae32:	683a      	ldr	r2, [r7, #0]
 800ae34:	4413      	add	r3, r2
 800ae36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ae38:	f7f9 ff70 	bl	8004d1c <HAL_GetTick>
 800ae3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ae3e:	4b39      	ldr	r3, [pc, #228]	; (800af24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	015b      	lsls	r3, r3, #5
 800ae44:	0d1b      	lsrs	r3, r3, #20
 800ae46:	69fa      	ldr	r2, [r7, #28]
 800ae48:	fb02 f303 	mul.w	r3, r2, r3
 800ae4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae4e:	e054      	b.n	800aefa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae56:	d050      	beq.n	800aefa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ae58:	f7f9 ff60 	bl	8004d1c <HAL_GetTick>
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	1ad3      	subs	r3, r2, r3
 800ae62:	69fa      	ldr	r2, [r7, #28]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d902      	bls.n	800ae6e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ae68:	69fb      	ldr	r3, [r7, #28]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d13d      	bne.n	800aeea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	685a      	ldr	r2, [r3, #4]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ae7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	685b      	ldr	r3, [r3, #4]
 800ae82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae86:	d111      	bne.n	800aeac <SPI_WaitFlagStateUntilTimeout+0x94>
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae90:	d004      	beq.n	800ae9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	689b      	ldr	r3, [r3, #8]
 800ae96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae9a:	d107      	bne.n	800aeac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aeaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aeb4:	d10f      	bne.n	800aed6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aec4:	601a      	str	r2, [r3, #0]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aed4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2200      	movs	r2, #0
 800aee2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800aee6:	2303      	movs	r3, #3
 800aee8:	e017      	b.n	800af1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800aef0:	2300      	movs	r3, #0
 800aef2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	3b01      	subs	r3, #1
 800aef8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	689a      	ldr	r2, [r3, #8]
 800af00:	68bb      	ldr	r3, [r7, #8]
 800af02:	4013      	ands	r3, r2
 800af04:	68ba      	ldr	r2, [r7, #8]
 800af06:	429a      	cmp	r2, r3
 800af08:	bf0c      	ite	eq
 800af0a:	2301      	moveq	r3, #1
 800af0c:	2300      	movne	r3, #0
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	461a      	mov	r2, r3
 800af12:	79fb      	ldrb	r3, [r7, #7]
 800af14:	429a      	cmp	r2, r3
 800af16:	d19b      	bne.n	800ae50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800af18:	2300      	movs	r3, #0
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3720      	adds	r7, #32
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	20000000 	.word	0x20000000

0800af28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b08a      	sub	sp, #40	; 0x28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
 800af34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800af36:	2300      	movs	r3, #0
 800af38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800af3a:	f7f9 feef 	bl	8004d1c <HAL_GetTick>
 800af3e:	4602      	mov	r2, r0
 800af40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af42:	1a9b      	subs	r3, r3, r2
 800af44:	683a      	ldr	r2, [r7, #0]
 800af46:	4413      	add	r3, r2
 800af48:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800af4a:	f7f9 fee7 	bl	8004d1c <HAL_GetTick>
 800af4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	330c      	adds	r3, #12
 800af56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800af58:	4b3d      	ldr	r3, [pc, #244]	; (800b050 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	4613      	mov	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	4413      	add	r3, r2
 800af62:	00da      	lsls	r2, r3, #3
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	0d1b      	lsrs	r3, r3, #20
 800af68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af6a:	fb02 f303 	mul.w	r3, r2, r3
 800af6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800af70:	e060      	b.n	800b034 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800af78:	d107      	bne.n	800af8a <SPI_WaitFifoStateUntilTimeout+0x62>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d104      	bne.n	800af8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800af80:	69fb      	ldr	r3, [r7, #28]
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	b2db      	uxtb	r3, r3
 800af86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800af88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af90:	d050      	beq.n	800b034 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800af92:	f7f9 fec3 	bl	8004d1c <HAL_GetTick>
 800af96:	4602      	mov	r2, r0
 800af98:	6a3b      	ldr	r3, [r7, #32]
 800af9a:	1ad3      	subs	r3, r2, r3
 800af9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d902      	bls.n	800afa8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800afa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d13d      	bne.n	800b024 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	685a      	ldr	r2, [r3, #4]
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800afb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800afc0:	d111      	bne.n	800afe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800afca:	d004      	beq.n	800afd6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800afd4:	d107      	bne.n	800afe6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afe4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afee:	d10f      	bne.n	800b010 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800affe:	601a      	str	r2, [r3, #0]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	681a      	ldr	r2, [r3, #0]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b00e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2201      	movs	r2, #1
 800b014:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b020:	2303      	movs	r3, #3
 800b022:	e010      	b.n	800b046 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b024:	69bb      	ldr	r3, [r7, #24]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d101      	bne.n	800b02e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b02a:	2300      	movs	r3, #0
 800b02c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	3b01      	subs	r3, #1
 800b032:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	689a      	ldr	r2, [r3, #8]
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	4013      	ands	r3, r2
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	429a      	cmp	r2, r3
 800b042:	d196      	bne.n	800af72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b044:	2300      	movs	r3, #0
}
 800b046:	4618      	mov	r0, r3
 800b048:	3728      	adds	r7, #40	; 0x28
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}
 800b04e:	bf00      	nop
 800b050:	20000000 	.word	0x20000000

0800b054 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b086      	sub	sp, #24
 800b058:	af02      	add	r7, sp, #8
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	60b9      	str	r1, [r7, #8]
 800b05e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	9300      	str	r3, [sp, #0]
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	2200      	movs	r2, #0
 800b068:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b06c:	68f8      	ldr	r0, [r7, #12]
 800b06e:	f7ff ff5b 	bl	800af28 <SPI_WaitFifoStateUntilTimeout>
 800b072:	4603      	mov	r3, r0
 800b074:	2b00      	cmp	r3, #0
 800b076:	d007      	beq.n	800b088 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b07c:	f043 0220 	orr.w	r2, r3, #32
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b084:	2303      	movs	r3, #3
 800b086:	e027      	b.n	800b0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	2200      	movs	r2, #0
 800b090:	2180      	movs	r1, #128	; 0x80
 800b092:	68f8      	ldr	r0, [r7, #12]
 800b094:	f7ff fec0 	bl	800ae18 <SPI_WaitFlagStateUntilTimeout>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d007      	beq.n	800b0ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0a2:	f043 0220 	orr.w	r2, r3, #32
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b0aa:	2303      	movs	r3, #3
 800b0ac:	e014      	b.n	800b0d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	9300      	str	r3, [sp, #0]
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f7ff ff34 	bl	800af28 <SPI_WaitFifoStateUntilTimeout>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d007      	beq.n	800b0d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0ca:	f043 0220 	orr.w	r2, r3, #32
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b0d2:	2303      	movs	r3, #3
 800b0d4:	e000      	b.n	800b0d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b0d6:	2300      	movs	r3, #0
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3710      	adds	r7, #16
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	60f8      	str	r0, [r7, #12]
 800b0e8:	60b9      	str	r1, [r7, #8]
 800b0ea:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d101      	bne.n	800b0f6 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	e038      	b.n	800b168 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d106      	bne.n	800b110 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2200      	movs	r2, #0
 800b106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800b10a:	68f8      	ldr	r0, [r7, #12]
 800b10c:	f7f6 ff7e 	bl	800200c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	3308      	adds	r3, #8
 800b118:	4619      	mov	r1, r3
 800b11a:	4610      	mov	r0, r2
 800b11c:	f002 f8ee 	bl	800d2fc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6818      	ldr	r0, [r3, #0]
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	689b      	ldr	r3, [r3, #8]
 800b128:	461a      	mov	r2, r3
 800b12a:	68b9      	ldr	r1, [r7, #8]
 800b12c:	f002 f9b6 	bl	800d49c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	6858      	ldr	r0, [r3, #4]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	689a      	ldr	r2, [r3, #8]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b13c:	6879      	ldr	r1, [r7, #4]
 800b13e:	f002 f9ff 	bl	800d540 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	6892      	ldr	r2, [r2, #8]
 800b14a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	6892      	ldr	r2, [r2, #8]
 800b156:	f041 0101 	orr.w	r1, r1, #1
 800b15a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	2201      	movs	r2, #1
 800b162:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b082      	sub	sp, #8
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d101      	bne.n	800b182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b17e:	2301      	movs	r3, #1
 800b180:	e049      	b.n	800b216 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d106      	bne.n	800b19c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f7f8 feb0 	bl	8003efc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2202      	movs	r2, #2
 800b1a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681a      	ldr	r2, [r3, #0]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	3304      	adds	r3, #4
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	f000 fac0 	bl	800b734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2201      	movs	r2, #1
 800b1e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b214:	2300      	movs	r3, #0
}
 800b216:	4618      	mov	r0, r3
 800b218:	3708      	adds	r7, #8
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}

0800b21e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b21e:	b580      	push	{r7, lr}
 800b220:	b082      	sub	sp, #8
 800b222:	af00      	add	r7, sp, #0
 800b224:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d101      	bne.n	800b230 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b22c:	2301      	movs	r3, #1
 800b22e:	e049      	b.n	800b2c4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b236:	b2db      	uxtb	r3, r3
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d106      	bne.n	800b24a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2200      	movs	r2, #0
 800b240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 f841 	bl	800b2cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2202      	movs	r2, #2
 800b24e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	3304      	adds	r3, #4
 800b25a:	4619      	mov	r1, r3
 800b25c:	4610      	mov	r0, r2
 800b25e:	f000 fa69 	bl	800b734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2201      	movs	r2, #1
 800b266:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2201      	movs	r2, #1
 800b276:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2201      	movs	r2, #1
 800b27e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2201      	movs	r2, #1
 800b28e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2201      	movs	r2, #1
 800b296:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2201      	movs	r2, #1
 800b29e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2201      	movs	r2, #1
 800b2be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3708      	adds	r7, #8
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b083      	sub	sp, #12
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b2d4:	bf00      	nop
 800b2d6:	370c      	adds	r7, #12
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr

0800b2e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b086      	sub	sp, #24
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	60f8      	str	r0, [r7, #12]
 800b2e8:	60b9      	str	r1, [r7, #8]
 800b2ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d101      	bne.n	800b2fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b2fa:	2302      	movs	r3, #2
 800b2fc:	e0ff      	b.n	800b4fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	2201      	movs	r2, #1
 800b302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2b14      	cmp	r3, #20
 800b30a:	f200 80f0 	bhi.w	800b4ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b30e:	a201      	add	r2, pc, #4	; (adr r2, 800b314 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b314:	0800b369 	.word	0x0800b369
 800b318:	0800b4ef 	.word	0x0800b4ef
 800b31c:	0800b4ef 	.word	0x0800b4ef
 800b320:	0800b4ef 	.word	0x0800b4ef
 800b324:	0800b3a9 	.word	0x0800b3a9
 800b328:	0800b4ef 	.word	0x0800b4ef
 800b32c:	0800b4ef 	.word	0x0800b4ef
 800b330:	0800b4ef 	.word	0x0800b4ef
 800b334:	0800b3eb 	.word	0x0800b3eb
 800b338:	0800b4ef 	.word	0x0800b4ef
 800b33c:	0800b4ef 	.word	0x0800b4ef
 800b340:	0800b4ef 	.word	0x0800b4ef
 800b344:	0800b42b 	.word	0x0800b42b
 800b348:	0800b4ef 	.word	0x0800b4ef
 800b34c:	0800b4ef 	.word	0x0800b4ef
 800b350:	0800b4ef 	.word	0x0800b4ef
 800b354:	0800b46d 	.word	0x0800b46d
 800b358:	0800b4ef 	.word	0x0800b4ef
 800b35c:	0800b4ef 	.word	0x0800b4ef
 800b360:	0800b4ef 	.word	0x0800b4ef
 800b364:	0800b4ad 	.word	0x0800b4ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	68b9      	ldr	r1, [r7, #8]
 800b36e:	4618      	mov	r0, r3
 800b370:	f000 fa88 	bl	800b884 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	699a      	ldr	r2, [r3, #24]
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	f042 0208 	orr.w	r2, r2, #8
 800b382:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	699a      	ldr	r2, [r3, #24]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f022 0204 	bic.w	r2, r2, #4
 800b392:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	6999      	ldr	r1, [r3, #24]
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	691a      	ldr	r2, [r3, #16]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	430a      	orrs	r2, r1
 800b3a4:	619a      	str	r2, [r3, #24]
      break;
 800b3a6:	e0a5      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68b9      	ldr	r1, [r7, #8]
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f000 fb02 	bl	800b9b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	699a      	ldr	r2, [r3, #24]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b3c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	699a      	ldr	r2, [r3, #24]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b3d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	6999      	ldr	r1, [r3, #24]
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	691b      	ldr	r3, [r3, #16]
 800b3de:	021a      	lsls	r2, r3, #8
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	430a      	orrs	r2, r1
 800b3e6:	619a      	str	r2, [r3, #24]
      break;
 800b3e8:	e084      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	68b9      	ldr	r1, [r7, #8]
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f000 fb75 	bl	800bae0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	69da      	ldr	r2, [r3, #28]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f042 0208 	orr.w	r2, r2, #8
 800b404:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	69da      	ldr	r2, [r3, #28]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f022 0204 	bic.w	r2, r2, #4
 800b414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	69d9      	ldr	r1, [r3, #28]
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	691a      	ldr	r2, [r3, #16]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	430a      	orrs	r2, r1
 800b426:	61da      	str	r2, [r3, #28]
      break;
 800b428:	e064      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	68b9      	ldr	r1, [r7, #8]
 800b430:	4618      	mov	r0, r3
 800b432:	f000 fbe7 	bl	800bc04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	69da      	ldr	r2, [r3, #28]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b444:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	69da      	ldr	r2, [r3, #28]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b454:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	69d9      	ldr	r1, [r3, #28]
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	691b      	ldr	r3, [r3, #16]
 800b460:	021a      	lsls	r2, r3, #8
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	430a      	orrs	r2, r1
 800b468:	61da      	str	r2, [r3, #28]
      break;
 800b46a:	e043      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	68b9      	ldr	r1, [r7, #8]
 800b472:	4618      	mov	r0, r3
 800b474:	f000 fc5a 	bl	800bd2c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f042 0208 	orr.w	r2, r2, #8
 800b486:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f022 0204 	bic.w	r2, r2, #4
 800b496:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	691a      	ldr	r2, [r3, #16]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	430a      	orrs	r2, r1
 800b4a8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b4aa:	e023      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	68b9      	ldr	r1, [r7, #8]
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f000 fca4 	bl	800be00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b4c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b4d6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	691b      	ldr	r3, [r3, #16]
 800b4e2:	021a      	lsls	r2, r3, #8
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	430a      	orrs	r2, r1
 800b4ea:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b4ec:	e002      	b.n	800b4f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	75fb      	strb	r3, [r7, #23]
      break;
 800b4f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b4fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3718      	adds	r7, #24
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	bf00      	nop

0800b508 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
 800b510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b512:	2300      	movs	r3, #0
 800b514:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d101      	bne.n	800b524 <HAL_TIM_ConfigClockSource+0x1c>
 800b520:	2302      	movs	r3, #2
 800b522:	e0f6      	b.n	800b712 <HAL_TIM_ConfigClockSource+0x20a>
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2201      	movs	r2, #1
 800b528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2202      	movs	r2, #2
 800b530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b542:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b546:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b54e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	68ba      	ldr	r2, [r7, #8]
 800b556:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a6f      	ldr	r2, [pc, #444]	; (800b71c <HAL_TIM_ConfigClockSource+0x214>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	f000 80c1 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b564:	4a6d      	ldr	r2, [pc, #436]	; (800b71c <HAL_TIM_ConfigClockSource+0x214>)
 800b566:	4293      	cmp	r3, r2
 800b568:	f200 80c6 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b56c:	4a6c      	ldr	r2, [pc, #432]	; (800b720 <HAL_TIM_ConfigClockSource+0x218>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	f000 80b9 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b574:	4a6a      	ldr	r2, [pc, #424]	; (800b720 <HAL_TIM_ConfigClockSource+0x218>)
 800b576:	4293      	cmp	r3, r2
 800b578:	f200 80be 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b57c:	4a69      	ldr	r2, [pc, #420]	; (800b724 <HAL_TIM_ConfigClockSource+0x21c>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	f000 80b1 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b584:	4a67      	ldr	r2, [pc, #412]	; (800b724 <HAL_TIM_ConfigClockSource+0x21c>)
 800b586:	4293      	cmp	r3, r2
 800b588:	f200 80b6 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b58c:	4a66      	ldr	r2, [pc, #408]	; (800b728 <HAL_TIM_ConfigClockSource+0x220>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	f000 80a9 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b594:	4a64      	ldr	r2, [pc, #400]	; (800b728 <HAL_TIM_ConfigClockSource+0x220>)
 800b596:	4293      	cmp	r3, r2
 800b598:	f200 80ae 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b59c:	4a63      	ldr	r2, [pc, #396]	; (800b72c <HAL_TIM_ConfigClockSource+0x224>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	f000 80a1 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b5a4:	4a61      	ldr	r2, [pc, #388]	; (800b72c <HAL_TIM_ConfigClockSource+0x224>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	f200 80a6 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5ac:	4a60      	ldr	r2, [pc, #384]	; (800b730 <HAL_TIM_ConfigClockSource+0x228>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	f000 8099 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b5b4:	4a5e      	ldr	r2, [pc, #376]	; (800b730 <HAL_TIM_ConfigClockSource+0x228>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	f200 809e 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b5c0:	f000 8091 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b5c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b5c8:	f200 8096 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b5d0:	f000 8089 	beq.w	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b5d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b5d8:	f200 808e 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b5e0:	d03e      	beq.n	800b660 <HAL_TIM_ConfigClockSource+0x158>
 800b5e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b5e6:	f200 8087 	bhi.w	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5ee:	f000 8086 	beq.w	800b6fe <HAL_TIM_ConfigClockSource+0x1f6>
 800b5f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5f6:	d87f      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b5f8:	2b70      	cmp	r3, #112	; 0x70
 800b5fa:	d01a      	beq.n	800b632 <HAL_TIM_ConfigClockSource+0x12a>
 800b5fc:	2b70      	cmp	r3, #112	; 0x70
 800b5fe:	d87b      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b600:	2b60      	cmp	r3, #96	; 0x60
 800b602:	d050      	beq.n	800b6a6 <HAL_TIM_ConfigClockSource+0x19e>
 800b604:	2b60      	cmp	r3, #96	; 0x60
 800b606:	d877      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b608:	2b50      	cmp	r3, #80	; 0x50
 800b60a:	d03c      	beq.n	800b686 <HAL_TIM_ConfigClockSource+0x17e>
 800b60c:	2b50      	cmp	r3, #80	; 0x50
 800b60e:	d873      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b610:	2b40      	cmp	r3, #64	; 0x40
 800b612:	d058      	beq.n	800b6c6 <HAL_TIM_ConfigClockSource+0x1be>
 800b614:	2b40      	cmp	r3, #64	; 0x40
 800b616:	d86f      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b618:	2b30      	cmp	r3, #48	; 0x30
 800b61a:	d064      	beq.n	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b61c:	2b30      	cmp	r3, #48	; 0x30
 800b61e:	d86b      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b620:	2b20      	cmp	r3, #32
 800b622:	d060      	beq.n	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b624:	2b20      	cmp	r3, #32
 800b626:	d867      	bhi.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d05c      	beq.n	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b62c:	2b10      	cmp	r3, #16
 800b62e:	d05a      	beq.n	800b6e6 <HAL_TIM_ConfigClockSource+0x1de>
 800b630:	e062      	b.n	800b6f8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6818      	ldr	r0, [r3, #0]
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	6899      	ldr	r1, [r3, #8]
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	685a      	ldr	r2, [r3, #4]
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	68db      	ldr	r3, [r3, #12]
 800b642:	f000 fcc5 	bl	800bfd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	689b      	ldr	r3, [r3, #8]
 800b64c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68ba      	ldr	r2, [r7, #8]
 800b65c:	609a      	str	r2, [r3, #8]
      break;
 800b65e:	e04f      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6818      	ldr	r0, [r3, #0]
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	6899      	ldr	r1, [r3, #8]
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	685a      	ldr	r2, [r3, #4]
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	68db      	ldr	r3, [r3, #12]
 800b670:	f000 fcae 	bl	800bfd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	689a      	ldr	r2, [r3, #8]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b682:	609a      	str	r2, [r3, #8]
      break;
 800b684:	e03c      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6818      	ldr	r0, [r3, #0]
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	6859      	ldr	r1, [r3, #4]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	68db      	ldr	r3, [r3, #12]
 800b692:	461a      	mov	r2, r3
 800b694:	f000 fc20 	bl	800bed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	2150      	movs	r1, #80	; 0x50
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f000 fc79 	bl	800bf96 <TIM_ITRx_SetConfig>
      break;
 800b6a4:	e02c      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6818      	ldr	r0, [r3, #0]
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	6859      	ldr	r1, [r3, #4]
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	f000 fc3f 	bl	800bf36 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	2160      	movs	r1, #96	; 0x60
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 fc69 	bl	800bf96 <TIM_ITRx_SetConfig>
      break;
 800b6c4:	e01c      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6818      	ldr	r0, [r3, #0]
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	6859      	ldr	r1, [r3, #4]
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	68db      	ldr	r3, [r3, #12]
 800b6d2:	461a      	mov	r2, r3
 800b6d4:	f000 fc00 	bl	800bed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2140      	movs	r1, #64	; 0x40
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f000 fc59 	bl	800bf96 <TIM_ITRx_SetConfig>
      break;
 800b6e4:	e00c      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	4610      	mov	r0, r2
 800b6f2:	f000 fc50 	bl	800bf96 <TIM_ITRx_SetConfig>
      break;
 800b6f6:	e003      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	73fb      	strb	r3, [r7, #15]
      break;
 800b6fc:	e000      	b.n	800b700 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800b6fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2200      	movs	r2, #0
 800b70c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b710:	7bfb      	ldrb	r3, [r7, #15]
}
 800b712:	4618      	mov	r0, r3
 800b714:	3710      	adds	r7, #16
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	00100070 	.word	0x00100070
 800b720:	00100060 	.word	0x00100060
 800b724:	00100050 	.word	0x00100050
 800b728:	00100040 	.word	0x00100040
 800b72c:	00100030 	.word	0x00100030
 800b730:	00100020 	.word	0x00100020

0800b734 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4a46      	ldr	r2, [pc, #280]	; (800b860 <TIM_Base_SetConfig+0x12c>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d017      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b752:	d013      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	4a43      	ldr	r2, [pc, #268]	; (800b864 <TIM_Base_SetConfig+0x130>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d00f      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	4a42      	ldr	r2, [pc, #264]	; (800b868 <TIM_Base_SetConfig+0x134>)
 800b760:	4293      	cmp	r3, r2
 800b762:	d00b      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	4a41      	ldr	r2, [pc, #260]	; (800b86c <TIM_Base_SetConfig+0x138>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d007      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4a40      	ldr	r2, [pc, #256]	; (800b870 <TIM_Base_SetConfig+0x13c>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d003      	beq.n	800b77c <TIM_Base_SetConfig+0x48>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a3f      	ldr	r2, [pc, #252]	; (800b874 <TIM_Base_SetConfig+0x140>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d108      	bne.n	800b78e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b782:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	68fa      	ldr	r2, [r7, #12]
 800b78a:	4313      	orrs	r3, r2
 800b78c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	4a33      	ldr	r2, [pc, #204]	; (800b860 <TIM_Base_SetConfig+0x12c>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d023      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b79c:	d01f      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	4a30      	ldr	r2, [pc, #192]	; (800b864 <TIM_Base_SetConfig+0x130>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d01b      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	4a2f      	ldr	r2, [pc, #188]	; (800b868 <TIM_Base_SetConfig+0x134>)
 800b7aa:	4293      	cmp	r3, r2
 800b7ac:	d017      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	4a2e      	ldr	r2, [pc, #184]	; (800b86c <TIM_Base_SetConfig+0x138>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d013      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	4a2d      	ldr	r2, [pc, #180]	; (800b870 <TIM_Base_SetConfig+0x13c>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d00f      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	4a2d      	ldr	r2, [pc, #180]	; (800b878 <TIM_Base_SetConfig+0x144>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d00b      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	4a2c      	ldr	r2, [pc, #176]	; (800b87c <TIM_Base_SetConfig+0x148>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d007      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	4a2b      	ldr	r2, [pc, #172]	; (800b880 <TIM_Base_SetConfig+0x14c>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d003      	beq.n	800b7de <TIM_Base_SetConfig+0xaa>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	4a26      	ldr	r2, [pc, #152]	; (800b874 <TIM_Base_SetConfig+0x140>)
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d108      	bne.n	800b7f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b7e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	68db      	ldr	r3, [r3, #12]
 800b7ea:	68fa      	ldr	r2, [r7, #12]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	695b      	ldr	r3, [r3, #20]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	68fa      	ldr	r2, [r7, #12]
 800b802:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	689a      	ldr	r2, [r3, #8]
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	4a12      	ldr	r2, [pc, #72]	; (800b860 <TIM_Base_SetConfig+0x12c>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d013      	beq.n	800b844 <TIM_Base_SetConfig+0x110>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	4a14      	ldr	r2, [pc, #80]	; (800b870 <TIM_Base_SetConfig+0x13c>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d00f      	beq.n	800b844 <TIM_Base_SetConfig+0x110>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	4a14      	ldr	r2, [pc, #80]	; (800b878 <TIM_Base_SetConfig+0x144>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d00b      	beq.n	800b844 <TIM_Base_SetConfig+0x110>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4a13      	ldr	r2, [pc, #76]	; (800b87c <TIM_Base_SetConfig+0x148>)
 800b830:	4293      	cmp	r3, r2
 800b832:	d007      	beq.n	800b844 <TIM_Base_SetConfig+0x110>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	4a12      	ldr	r2, [pc, #72]	; (800b880 <TIM_Base_SetConfig+0x14c>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d003      	beq.n	800b844 <TIM_Base_SetConfig+0x110>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	4a0d      	ldr	r2, [pc, #52]	; (800b874 <TIM_Base_SetConfig+0x140>)
 800b840:	4293      	cmp	r3, r2
 800b842:	d103      	bne.n	800b84c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	691a      	ldr	r2, [r3, #16]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2201      	movs	r2, #1
 800b850:	615a      	str	r2, [r3, #20]
}
 800b852:	bf00      	nop
 800b854:	3714      	adds	r7, #20
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	40012c00 	.word	0x40012c00
 800b864:	40000400 	.word	0x40000400
 800b868:	40000800 	.word	0x40000800
 800b86c:	40000c00 	.word	0x40000c00
 800b870:	40013400 	.word	0x40013400
 800b874:	40015000 	.word	0x40015000
 800b878:	40014000 	.word	0x40014000
 800b87c:	40014400 	.word	0x40014400
 800b880:	40014800 	.word	0x40014800

0800b884 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b884:	b480      	push	{r7}
 800b886:	b087      	sub	sp, #28
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
 800b88c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6a1b      	ldr	r3, [r3, #32]
 800b892:	f023 0201 	bic.w	r2, r3, #1
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6a1b      	ldr	r3, [r3, #32]
 800b89e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	699b      	ldr	r3, [r3, #24]
 800b8aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b8b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f023 0303 	bic.w	r3, r3, #3
 800b8be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	f023 0302 	bic.w	r3, r3, #2
 800b8d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	697a      	ldr	r2, [r7, #20]
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	4a30      	ldr	r2, [pc, #192]	; (800b9a0 <TIM_OC1_SetConfig+0x11c>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d013      	beq.n	800b90c <TIM_OC1_SetConfig+0x88>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	4a2f      	ldr	r2, [pc, #188]	; (800b9a4 <TIM_OC1_SetConfig+0x120>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d00f      	beq.n	800b90c <TIM_OC1_SetConfig+0x88>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	4a2e      	ldr	r2, [pc, #184]	; (800b9a8 <TIM_OC1_SetConfig+0x124>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d00b      	beq.n	800b90c <TIM_OC1_SetConfig+0x88>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	4a2d      	ldr	r2, [pc, #180]	; (800b9ac <TIM_OC1_SetConfig+0x128>)
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d007      	beq.n	800b90c <TIM_OC1_SetConfig+0x88>
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	4a2c      	ldr	r2, [pc, #176]	; (800b9b0 <TIM_OC1_SetConfig+0x12c>)
 800b900:	4293      	cmp	r3, r2
 800b902:	d003      	beq.n	800b90c <TIM_OC1_SetConfig+0x88>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	4a2b      	ldr	r2, [pc, #172]	; (800b9b4 <TIM_OC1_SetConfig+0x130>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d10c      	bne.n	800b926 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b90c:	697b      	ldr	r3, [r7, #20]
 800b90e:	f023 0308 	bic.w	r3, r3, #8
 800b912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	697a      	ldr	r2, [r7, #20]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	f023 0304 	bic.w	r3, r3, #4
 800b924:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	4a1d      	ldr	r2, [pc, #116]	; (800b9a0 <TIM_OC1_SetConfig+0x11c>)
 800b92a:	4293      	cmp	r3, r2
 800b92c:	d013      	beq.n	800b956 <TIM_OC1_SetConfig+0xd2>
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	4a1c      	ldr	r2, [pc, #112]	; (800b9a4 <TIM_OC1_SetConfig+0x120>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d00f      	beq.n	800b956 <TIM_OC1_SetConfig+0xd2>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	4a1b      	ldr	r2, [pc, #108]	; (800b9a8 <TIM_OC1_SetConfig+0x124>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d00b      	beq.n	800b956 <TIM_OC1_SetConfig+0xd2>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	4a1a      	ldr	r2, [pc, #104]	; (800b9ac <TIM_OC1_SetConfig+0x128>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d007      	beq.n	800b956 <TIM_OC1_SetConfig+0xd2>
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	4a19      	ldr	r2, [pc, #100]	; (800b9b0 <TIM_OC1_SetConfig+0x12c>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d003      	beq.n	800b956 <TIM_OC1_SetConfig+0xd2>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	4a18      	ldr	r2, [pc, #96]	; (800b9b4 <TIM_OC1_SetConfig+0x130>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d111      	bne.n	800b97a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b95c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b95e:	693b      	ldr	r3, [r7, #16]
 800b960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	695b      	ldr	r3, [r3, #20]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	4313      	orrs	r3, r2
 800b96e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	699b      	ldr	r3, [r3, #24]
 800b974:	693a      	ldr	r2, [r7, #16]
 800b976:	4313      	orrs	r3, r2
 800b978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	693a      	ldr	r2, [r7, #16]
 800b97e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	68fa      	ldr	r2, [r7, #12]
 800b984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	685a      	ldr	r2, [r3, #4]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	697a      	ldr	r2, [r7, #20]
 800b992:	621a      	str	r2, [r3, #32]
}
 800b994:	bf00      	nop
 800b996:	371c      	adds	r7, #28
 800b998:	46bd      	mov	sp, r7
 800b99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99e:	4770      	bx	lr
 800b9a0:	40012c00 	.word	0x40012c00
 800b9a4:	40013400 	.word	0x40013400
 800b9a8:	40014000 	.word	0x40014000
 800b9ac:	40014400 	.word	0x40014400
 800b9b0:	40014800 	.word	0x40014800
 800b9b4:	40015000 	.word	0x40015000

0800b9b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b087      	sub	sp, #28
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6a1b      	ldr	r3, [r3, #32]
 800b9c6:	f023 0210 	bic.w	r2, r3, #16
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	685b      	ldr	r3, [r3, #4]
 800b9d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	699b      	ldr	r3, [r3, #24]
 800b9de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b9e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b9ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	021b      	lsls	r3, r3, #8
 800b9fa:	68fa      	ldr	r2, [r7, #12]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	f023 0320 	bic.w	r3, r3, #32
 800ba06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	689b      	ldr	r3, [r3, #8]
 800ba0c:	011b      	lsls	r3, r3, #4
 800ba0e:	697a      	ldr	r2, [r7, #20]
 800ba10:	4313      	orrs	r3, r2
 800ba12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	4a2c      	ldr	r2, [pc, #176]	; (800bac8 <TIM_OC2_SetConfig+0x110>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d007      	beq.n	800ba2c <TIM_OC2_SetConfig+0x74>
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	4a2b      	ldr	r2, [pc, #172]	; (800bacc <TIM_OC2_SetConfig+0x114>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d003      	beq.n	800ba2c <TIM_OC2_SetConfig+0x74>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	4a2a      	ldr	r2, [pc, #168]	; (800bad0 <TIM_OC2_SetConfig+0x118>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d10d      	bne.n	800ba48 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	68db      	ldr	r3, [r3, #12]
 800ba38:	011b      	lsls	r3, r3, #4
 800ba3a:	697a      	ldr	r2, [r7, #20]
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	4a1f      	ldr	r2, [pc, #124]	; (800bac8 <TIM_OC2_SetConfig+0x110>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d013      	beq.n	800ba78 <TIM_OC2_SetConfig+0xc0>
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	4a1e      	ldr	r2, [pc, #120]	; (800bacc <TIM_OC2_SetConfig+0x114>)
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d00f      	beq.n	800ba78 <TIM_OC2_SetConfig+0xc0>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a1e      	ldr	r2, [pc, #120]	; (800bad4 <TIM_OC2_SetConfig+0x11c>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d00b      	beq.n	800ba78 <TIM_OC2_SetConfig+0xc0>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	4a1d      	ldr	r2, [pc, #116]	; (800bad8 <TIM_OC2_SetConfig+0x120>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d007      	beq.n	800ba78 <TIM_OC2_SetConfig+0xc0>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	4a1c      	ldr	r2, [pc, #112]	; (800badc <TIM_OC2_SetConfig+0x124>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d003      	beq.n	800ba78 <TIM_OC2_SetConfig+0xc0>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	4a17      	ldr	r2, [pc, #92]	; (800bad0 <TIM_OC2_SetConfig+0x118>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d113      	bne.n	800baa0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ba78:	693b      	ldr	r3, [r7, #16]
 800ba7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ba7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ba86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	695b      	ldr	r3, [r3, #20]
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	693a      	ldr	r2, [r7, #16]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	699b      	ldr	r3, [r3, #24]
 800ba98:	009b      	lsls	r3, r3, #2
 800ba9a:	693a      	ldr	r2, [r7, #16]
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	693a      	ldr	r2, [r7, #16]
 800baa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	68fa      	ldr	r2, [r7, #12]
 800baaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	685a      	ldr	r2, [r3, #4]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	697a      	ldr	r2, [r7, #20]
 800bab8:	621a      	str	r2, [r3, #32]
}
 800baba:	bf00      	nop
 800babc:	371c      	adds	r7, #28
 800babe:	46bd      	mov	sp, r7
 800bac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac4:	4770      	bx	lr
 800bac6:	bf00      	nop
 800bac8:	40012c00 	.word	0x40012c00
 800bacc:	40013400 	.word	0x40013400
 800bad0:	40015000 	.word	0x40015000
 800bad4:	40014000 	.word	0x40014000
 800bad8:	40014400 	.word	0x40014400
 800badc:	40014800 	.word	0x40014800

0800bae0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b087      	sub	sp, #28
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a1b      	ldr	r3, [r3, #32]
 800bafa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	69db      	ldr	r3, [r3, #28]
 800bb06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bb0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f023 0303 	bic.w	r3, r3, #3
 800bb1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	68fa      	ldr	r2, [r7, #12]
 800bb22:	4313      	orrs	r3, r2
 800bb24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bb2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	689b      	ldr	r3, [r3, #8]
 800bb32:	021b      	lsls	r3, r3, #8
 800bb34:	697a      	ldr	r2, [r7, #20]
 800bb36:	4313      	orrs	r3, r2
 800bb38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	4a2b      	ldr	r2, [pc, #172]	; (800bbec <TIM_OC3_SetConfig+0x10c>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d007      	beq.n	800bb52 <TIM_OC3_SetConfig+0x72>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	4a2a      	ldr	r2, [pc, #168]	; (800bbf0 <TIM_OC3_SetConfig+0x110>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d003      	beq.n	800bb52 <TIM_OC3_SetConfig+0x72>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	4a29      	ldr	r2, [pc, #164]	; (800bbf4 <TIM_OC3_SetConfig+0x114>)
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	d10d      	bne.n	800bb6e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bb58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	68db      	ldr	r3, [r3, #12]
 800bb5e:	021b      	lsls	r3, r3, #8
 800bb60:	697a      	ldr	r2, [r7, #20]
 800bb62:	4313      	orrs	r3, r2
 800bb64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bb6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	4a1e      	ldr	r2, [pc, #120]	; (800bbec <TIM_OC3_SetConfig+0x10c>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	d013      	beq.n	800bb9e <TIM_OC3_SetConfig+0xbe>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	4a1d      	ldr	r2, [pc, #116]	; (800bbf0 <TIM_OC3_SetConfig+0x110>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d00f      	beq.n	800bb9e <TIM_OC3_SetConfig+0xbe>
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	4a1d      	ldr	r2, [pc, #116]	; (800bbf8 <TIM_OC3_SetConfig+0x118>)
 800bb82:	4293      	cmp	r3, r2
 800bb84:	d00b      	beq.n	800bb9e <TIM_OC3_SetConfig+0xbe>
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	4a1c      	ldr	r2, [pc, #112]	; (800bbfc <TIM_OC3_SetConfig+0x11c>)
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	d007      	beq.n	800bb9e <TIM_OC3_SetConfig+0xbe>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	4a1b      	ldr	r2, [pc, #108]	; (800bc00 <TIM_OC3_SetConfig+0x120>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d003      	beq.n	800bb9e <TIM_OC3_SetConfig+0xbe>
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a16      	ldr	r2, [pc, #88]	; (800bbf4 <TIM_OC3_SetConfig+0x114>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d113      	bne.n	800bbc6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bbac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	695b      	ldr	r3, [r3, #20]
 800bbb2:	011b      	lsls	r3, r3, #4
 800bbb4:	693a      	ldr	r2, [r7, #16]
 800bbb6:	4313      	orrs	r3, r2
 800bbb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	699b      	ldr	r3, [r3, #24]
 800bbbe:	011b      	lsls	r3, r3, #4
 800bbc0:	693a      	ldr	r2, [r7, #16]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	693a      	ldr	r2, [r7, #16]
 800bbca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	68fa      	ldr	r2, [r7, #12]
 800bbd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	685a      	ldr	r2, [r3, #4]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	697a      	ldr	r2, [r7, #20]
 800bbde:	621a      	str	r2, [r3, #32]
}
 800bbe0:	bf00      	nop
 800bbe2:	371c      	adds	r7, #28
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr
 800bbec:	40012c00 	.word	0x40012c00
 800bbf0:	40013400 	.word	0x40013400
 800bbf4:	40015000 	.word	0x40015000
 800bbf8:	40014000 	.word	0x40014000
 800bbfc:	40014400 	.word	0x40014400
 800bc00:	40014800 	.word	0x40014800

0800bc04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b087      	sub	sp, #28
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6a1b      	ldr	r3, [r3, #32]
 800bc12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6a1b      	ldr	r3, [r3, #32]
 800bc1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	69db      	ldr	r3, [r3, #28]
 800bc2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bc32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bc3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	021b      	lsls	r3, r3, #8
 800bc46:	68fa      	ldr	r2, [r7, #12]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bc52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	689b      	ldr	r3, [r3, #8]
 800bc58:	031b      	lsls	r3, r3, #12
 800bc5a:	697a      	ldr	r2, [r7, #20]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	4a2c      	ldr	r2, [pc, #176]	; (800bd14 <TIM_OC4_SetConfig+0x110>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d007      	beq.n	800bc78 <TIM_OC4_SetConfig+0x74>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	4a2b      	ldr	r2, [pc, #172]	; (800bd18 <TIM_OC4_SetConfig+0x114>)
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d003      	beq.n	800bc78 <TIM_OC4_SetConfig+0x74>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a2a      	ldr	r2, [pc, #168]	; (800bd1c <TIM_OC4_SetConfig+0x118>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d10d      	bne.n	800bc94 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bc7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	68db      	ldr	r3, [r3, #12]
 800bc84:	031b      	lsls	r3, r3, #12
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bc92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4a1f      	ldr	r2, [pc, #124]	; (800bd14 <TIM_OC4_SetConfig+0x110>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d013      	beq.n	800bcc4 <TIM_OC4_SetConfig+0xc0>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	4a1e      	ldr	r2, [pc, #120]	; (800bd18 <TIM_OC4_SetConfig+0x114>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d00f      	beq.n	800bcc4 <TIM_OC4_SetConfig+0xc0>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	4a1e      	ldr	r2, [pc, #120]	; (800bd20 <TIM_OC4_SetConfig+0x11c>)
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d00b      	beq.n	800bcc4 <TIM_OC4_SetConfig+0xc0>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a1d      	ldr	r2, [pc, #116]	; (800bd24 <TIM_OC4_SetConfig+0x120>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d007      	beq.n	800bcc4 <TIM_OC4_SetConfig+0xc0>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a1c      	ldr	r2, [pc, #112]	; (800bd28 <TIM_OC4_SetConfig+0x124>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d003      	beq.n	800bcc4 <TIM_OC4_SetConfig+0xc0>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4a17      	ldr	r2, [pc, #92]	; (800bd1c <TIM_OC4_SetConfig+0x118>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d113      	bne.n	800bcec <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bcca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bcd2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	695b      	ldr	r3, [r3, #20]
 800bcd8:	019b      	lsls	r3, r3, #6
 800bcda:	693a      	ldr	r2, [r7, #16]
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	699b      	ldr	r3, [r3, #24]
 800bce4:	019b      	lsls	r3, r3, #6
 800bce6:	693a      	ldr	r2, [r7, #16]
 800bce8:	4313      	orrs	r3, r2
 800bcea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	693a      	ldr	r2, [r7, #16]
 800bcf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	685a      	ldr	r2, [r3, #4]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	697a      	ldr	r2, [r7, #20]
 800bd04:	621a      	str	r2, [r3, #32]
}
 800bd06:	bf00      	nop
 800bd08:	371c      	adds	r7, #28
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr
 800bd12:	bf00      	nop
 800bd14:	40012c00 	.word	0x40012c00
 800bd18:	40013400 	.word	0x40013400
 800bd1c:	40015000 	.word	0x40015000
 800bd20:	40014000 	.word	0x40014000
 800bd24:	40014400 	.word	0x40014400
 800bd28:	40014800 	.word	0x40014800

0800bd2c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b087      	sub	sp, #28
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6a1b      	ldr	r3, [r3, #32]
 800bd3a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6a1b      	ldr	r3, [r3, #32]
 800bd46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	4313      	orrs	r3, r2
 800bd68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800bd70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	041b      	lsls	r3, r3, #16
 800bd78:	693a      	ldr	r2, [r7, #16]
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a19      	ldr	r2, [pc, #100]	; (800bde8 <TIM_OC5_SetConfig+0xbc>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d013      	beq.n	800bdae <TIM_OC5_SetConfig+0x82>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a18      	ldr	r2, [pc, #96]	; (800bdec <TIM_OC5_SetConfig+0xc0>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d00f      	beq.n	800bdae <TIM_OC5_SetConfig+0x82>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a17      	ldr	r2, [pc, #92]	; (800bdf0 <TIM_OC5_SetConfig+0xc4>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d00b      	beq.n	800bdae <TIM_OC5_SetConfig+0x82>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4a16      	ldr	r2, [pc, #88]	; (800bdf4 <TIM_OC5_SetConfig+0xc8>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d007      	beq.n	800bdae <TIM_OC5_SetConfig+0x82>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	4a15      	ldr	r2, [pc, #84]	; (800bdf8 <TIM_OC5_SetConfig+0xcc>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d003      	beq.n	800bdae <TIM_OC5_SetConfig+0x82>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a14      	ldr	r2, [pc, #80]	; (800bdfc <TIM_OC5_SetConfig+0xd0>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d109      	bne.n	800bdc2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bdb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	695b      	ldr	r3, [r3, #20]
 800bdba:	021b      	lsls	r3, r3, #8
 800bdbc:	697a      	ldr	r2, [r7, #20]
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	697a      	ldr	r2, [r7, #20]
 800bdc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	68fa      	ldr	r2, [r7, #12]
 800bdcc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	621a      	str	r2, [r3, #32]
}
 800bddc:	bf00      	nop
 800bdde:	371c      	adds	r7, #28
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr
 800bde8:	40012c00 	.word	0x40012c00
 800bdec:	40013400 	.word	0x40013400
 800bdf0:	40014000 	.word	0x40014000
 800bdf4:	40014400 	.word	0x40014400
 800bdf8:	40014800 	.word	0x40014800
 800bdfc:	40015000 	.word	0x40015000

0800be00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800be00:	b480      	push	{r7}
 800be02:	b087      	sub	sp, #28
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
 800be08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6a1b      	ldr	r3, [r3, #32]
 800be0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6a1b      	ldr	r3, [r3, #32]
 800be1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	685b      	ldr	r3, [r3, #4]
 800be20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800be2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800be32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	021b      	lsls	r3, r3, #8
 800be3a:	68fa      	ldr	r2, [r7, #12]
 800be3c:	4313      	orrs	r3, r2
 800be3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800be46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	051b      	lsls	r3, r3, #20
 800be4e:	693a      	ldr	r2, [r7, #16]
 800be50:	4313      	orrs	r3, r2
 800be52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	4a1a      	ldr	r2, [pc, #104]	; (800bec0 <TIM_OC6_SetConfig+0xc0>)
 800be58:	4293      	cmp	r3, r2
 800be5a:	d013      	beq.n	800be84 <TIM_OC6_SetConfig+0x84>
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	4a19      	ldr	r2, [pc, #100]	; (800bec4 <TIM_OC6_SetConfig+0xc4>)
 800be60:	4293      	cmp	r3, r2
 800be62:	d00f      	beq.n	800be84 <TIM_OC6_SetConfig+0x84>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	4a18      	ldr	r2, [pc, #96]	; (800bec8 <TIM_OC6_SetConfig+0xc8>)
 800be68:	4293      	cmp	r3, r2
 800be6a:	d00b      	beq.n	800be84 <TIM_OC6_SetConfig+0x84>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	4a17      	ldr	r2, [pc, #92]	; (800becc <TIM_OC6_SetConfig+0xcc>)
 800be70:	4293      	cmp	r3, r2
 800be72:	d007      	beq.n	800be84 <TIM_OC6_SetConfig+0x84>
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	4a16      	ldr	r2, [pc, #88]	; (800bed0 <TIM_OC6_SetConfig+0xd0>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d003      	beq.n	800be84 <TIM_OC6_SetConfig+0x84>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	4a15      	ldr	r2, [pc, #84]	; (800bed4 <TIM_OC6_SetConfig+0xd4>)
 800be80:	4293      	cmp	r3, r2
 800be82:	d109      	bne.n	800be98 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800be84:	697b      	ldr	r3, [r7, #20]
 800be86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800be8a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	695b      	ldr	r3, [r3, #20]
 800be90:	029b      	lsls	r3, r3, #10
 800be92:	697a      	ldr	r2, [r7, #20]
 800be94:	4313      	orrs	r3, r2
 800be96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	685a      	ldr	r2, [r3, #4]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	621a      	str	r2, [r3, #32]
}
 800beb2:	bf00      	nop
 800beb4:	371c      	adds	r7, #28
 800beb6:	46bd      	mov	sp, r7
 800beb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebc:	4770      	bx	lr
 800bebe:	bf00      	nop
 800bec0:	40012c00 	.word	0x40012c00
 800bec4:	40013400 	.word	0x40013400
 800bec8:	40014000 	.word	0x40014000
 800becc:	40014400 	.word	0x40014400
 800bed0:	40014800 	.word	0x40014800
 800bed4:	40015000 	.word	0x40015000

0800bed8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bed8:	b480      	push	{r7}
 800beda:	b087      	sub	sp, #28
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	6a1b      	ldr	r3, [r3, #32]
 800bee8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	6a1b      	ldr	r3, [r3, #32]
 800beee:	f023 0201 	bic.w	r2, r3, #1
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	699b      	ldr	r3, [r3, #24]
 800befa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bf02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	011b      	lsls	r3, r3, #4
 800bf08:	693a      	ldr	r2, [r7, #16]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	f023 030a 	bic.w	r3, r3, #10
 800bf14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bf16:	697a      	ldr	r2, [r7, #20]
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	693a      	ldr	r2, [r7, #16]
 800bf22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	697a      	ldr	r2, [r7, #20]
 800bf28:	621a      	str	r2, [r3, #32]
}
 800bf2a:	bf00      	nop
 800bf2c:	371c      	adds	r7, #28
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf34:	4770      	bx	lr

0800bf36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bf36:	b480      	push	{r7}
 800bf38:	b087      	sub	sp, #28
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	60f8      	str	r0, [r7, #12]
 800bf3e:	60b9      	str	r1, [r7, #8]
 800bf40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	6a1b      	ldr	r3, [r3, #32]
 800bf46:	f023 0210 	bic.w	r2, r3, #16
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	699b      	ldr	r3, [r3, #24]
 800bf52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	6a1b      	ldr	r3, [r3, #32]
 800bf58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bf60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	031b      	lsls	r3, r3, #12
 800bf66:	697a      	ldr	r2, [r7, #20]
 800bf68:	4313      	orrs	r3, r2
 800bf6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bf72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	011b      	lsls	r3, r3, #4
 800bf78:	693a      	ldr	r2, [r7, #16]
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	697a      	ldr	r2, [r7, #20]
 800bf82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	693a      	ldr	r2, [r7, #16]
 800bf88:	621a      	str	r2, [r3, #32]
}
 800bf8a:	bf00      	nop
 800bf8c:	371c      	adds	r7, #28
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr

0800bf96 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bf96:	b480      	push	{r7}
 800bf98:	b085      	sub	sp, #20
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
 800bf9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	689b      	ldr	r3, [r3, #8]
 800bfa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800bfac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bfb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bfb2:	683a      	ldr	r2, [r7, #0]
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	f043 0307 	orr.w	r3, r3, #7
 800bfbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	68fa      	ldr	r2, [r7, #12]
 800bfc2:	609a      	str	r2, [r3, #8]
}
 800bfc4:	bf00      	nop
 800bfc6:	3714      	adds	r7, #20
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr

0800bfd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b087      	sub	sp, #28
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
 800bfdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	689b      	ldr	r3, [r3, #8]
 800bfe2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bfea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	021a      	lsls	r2, r3, #8
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	431a      	orrs	r2, r3
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	4313      	orrs	r3, r2
 800bff8:	697a      	ldr	r2, [r7, #20]
 800bffa:	4313      	orrs	r3, r2
 800bffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	697a      	ldr	r2, [r7, #20]
 800c002:	609a      	str	r2, [r3, #8]
}
 800c004:	bf00      	nop
 800c006:	371c      	adds	r7, #28
 800c008:	46bd      	mov	sp, r7
 800c00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00e:	4770      	bx	lr

0800c010 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c010:	b480      	push	{r7}
 800c012:	b085      	sub	sp, #20
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c020:	2b01      	cmp	r3, #1
 800c022:	d101      	bne.n	800c028 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c024:	2302      	movs	r3, #2
 800c026:	e074      	b.n	800c112 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2202      	movs	r2, #2
 800c034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	685b      	ldr	r3, [r3, #4]
 800c03e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	689b      	ldr	r3, [r3, #8]
 800c046:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a34      	ldr	r2, [pc, #208]	; (800c120 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d009      	beq.n	800c066 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a33      	ldr	r2, [pc, #204]	; (800c124 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d004      	beq.n	800c066 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4a31      	ldr	r2, [pc, #196]	; (800c128 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d108      	bne.n	800c078 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c06c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	68fa      	ldr	r2, [r7, #12]
 800c074:	4313      	orrs	r3, r2
 800c076:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c07e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c082:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	68fa      	ldr	r2, [r7, #12]
 800c094:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	4a21      	ldr	r2, [pc, #132]	; (800c120 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d022      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0a8:	d01d      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	4a1f      	ldr	r2, [pc, #124]	; (800c12c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c0b0:	4293      	cmp	r3, r2
 800c0b2:	d018      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	4a1d      	ldr	r2, [pc, #116]	; (800c130 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d013      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	4a1c      	ldr	r2, [pc, #112]	; (800c134 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d00e      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a15      	ldr	r2, [pc, #84]	; (800c124 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d009      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	4a18      	ldr	r2, [pc, #96]	; (800c138 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c0d8:	4293      	cmp	r3, r2
 800c0da:	d004      	beq.n	800c0e6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a11      	ldr	r2, [pc, #68]	; (800c128 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d10c      	bne.n	800c100 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c0ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	689b      	ldr	r3, [r3, #8]
 800c0f2:	68ba      	ldr	r2, [r7, #8]
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	68ba      	ldr	r2, [r7, #8]
 800c0fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2201      	movs	r2, #1
 800c104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2200      	movs	r2, #0
 800c10c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3714      	adds	r7, #20
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop
 800c120:	40012c00 	.word	0x40012c00
 800c124:	40013400 	.word	0x40013400
 800c128:	40015000 	.word	0x40015000
 800c12c:	40000400 	.word	0x40000400
 800c130:	40000800 	.word	0x40000800
 800c134:	40000c00 	.word	0x40000c00
 800c138:	40014000 	.word	0x40014000

0800c13c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b085      	sub	sp, #20
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c146:	2300      	movs	r3, #0
 800c148:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c150:	2b01      	cmp	r3, #1
 800c152:	d101      	bne.n	800c158 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c154:	2302      	movs	r3, #2
 800c156:	e096      	b.n	800c286 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2201      	movs	r2, #1
 800c15c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	68db      	ldr	r3, [r3, #12]
 800c16a:	4313      	orrs	r3, r2
 800c16c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	4313      	orrs	r3, r2
 800c17a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	685b      	ldr	r3, [r3, #4]
 800c186:	4313      	orrs	r3, r2
 800c188:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	4313      	orrs	r3, r2
 800c196:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	691b      	ldr	r3, [r3, #16]
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	695b      	ldr	r3, [r3, #20]
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	699b      	ldr	r3, [r3, #24]
 800c1cc:	041b      	lsls	r3, r3, #16
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	4a2f      	ldr	r2, [pc, #188]	; (800c294 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	d009      	beq.n	800c1f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	4a2d      	ldr	r2, [pc, #180]	; (800c298 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d004      	beq.n	800c1f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a2c      	ldr	r2, [pc, #176]	; (800c29c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d106      	bne.n	800c1fe <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	69db      	ldr	r3, [r3, #28]
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4a24      	ldr	r2, [pc, #144]	; (800c294 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d009      	beq.n	800c21c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4a22      	ldr	r2, [pc, #136]	; (800c298 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c20e:	4293      	cmp	r3, r2
 800c210:	d004      	beq.n	800c21c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4a21      	ldr	r2, [pc, #132]	; (800c29c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c218:	4293      	cmp	r3, r2
 800c21a:	d12b      	bne.n	800c274 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c226:	051b      	lsls	r3, r3, #20
 800c228:	4313      	orrs	r3, r2
 800c22a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	4313      	orrs	r3, r2
 800c238:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c244:	4313      	orrs	r3, r2
 800c246:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	4a11      	ldr	r2, [pc, #68]	; (800c294 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d009      	beq.n	800c266 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4a10      	ldr	r2, [pc, #64]	; (800c298 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d004      	beq.n	800c266 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a0e      	ldr	r2, [pc, #56]	; (800c29c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d106      	bne.n	800c274 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c270:	4313      	orrs	r3, r2
 800c272:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2200      	movs	r2, #0
 800c280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c284:	2300      	movs	r3, #0
}
 800c286:	4618      	mov	r0, r3
 800c288:	3714      	adds	r7, #20
 800c28a:	46bd      	mov	sp, r7
 800c28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c290:	4770      	bx	lr
 800c292:	bf00      	nop
 800c294:	40012c00 	.word	0x40012c00
 800c298:	40013400 	.word	0x40013400
 800c29c:	40015000 	.word	0x40015000

0800c2a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d101      	bne.n	800c2b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	e042      	b.n	800c338 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d106      	bne.n	800c2ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7f8 fb4d 	bl	8004964 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2224      	movs	r2, #36	; 0x24
 800c2ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	681a      	ldr	r2, [r3, #0]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f022 0201 	bic.w	r2, r2, #1
 800c2e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 f82c 	bl	800c340 <UART_SetConfig>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d101      	bne.n	800c2f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	e022      	b.n	800c338 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d002      	beq.n	800c300 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f000 fb1c 	bl	800c938 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	685a      	ldr	r2, [r3, #4]
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c30e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	689a      	ldr	r2, [r3, #8]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c31e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	681a      	ldr	r2, [r3, #0]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f042 0201 	orr.w	r2, r2, #1
 800c32e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fba3 	bl	800ca7c <UART_CheckIdleState>
 800c336:	4603      	mov	r3, r0
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3708      	adds	r7, #8
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c344:	b08c      	sub	sp, #48	; 0x30
 800c346:	af00      	add	r7, sp, #0
 800c348:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c34a:	2300      	movs	r3, #0
 800c34c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	689a      	ldr	r2, [r3, #8]
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	691b      	ldr	r3, [r3, #16]
 800c358:	431a      	orrs	r2, r3
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	695b      	ldr	r3, [r3, #20]
 800c35e:	431a      	orrs	r2, r3
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	69db      	ldr	r3, [r3, #28]
 800c364:	4313      	orrs	r3, r2
 800c366:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	4baa      	ldr	r3, [pc, #680]	; (800c618 <UART_SetConfig+0x2d8>)
 800c370:	4013      	ands	r3, r2
 800c372:	697a      	ldr	r2, [r7, #20]
 800c374:	6812      	ldr	r2, [r2, #0]
 800c376:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c378:	430b      	orrs	r3, r1
 800c37a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	685b      	ldr	r3, [r3, #4]
 800c382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	68da      	ldr	r2, [r3, #12]
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	430a      	orrs	r2, r1
 800c390:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c392:	697b      	ldr	r3, [r7, #20]
 800c394:	699b      	ldr	r3, [r3, #24]
 800c396:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	4a9f      	ldr	r2, [pc, #636]	; (800c61c <UART_SetConfig+0x2dc>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d004      	beq.n	800c3ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c3a2:	697b      	ldr	r3, [r7, #20]
 800c3a4:	6a1b      	ldr	r3, [r3, #32]
 800c3a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	689b      	ldr	r3, [r3, #8]
 800c3b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c3b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c3ba:	697a      	ldr	r2, [r7, #20]
 800c3bc:	6812      	ldr	r2, [r2, #0]
 800c3be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c3c0:	430b      	orrs	r3, r1
 800c3c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c3c4:	697b      	ldr	r3, [r7, #20]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3ca:	f023 010f 	bic.w	r1, r3, #15
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	430a      	orrs	r2, r1
 800c3d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a90      	ldr	r2, [pc, #576]	; (800c620 <UART_SetConfig+0x2e0>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d125      	bne.n	800c430 <UART_SetConfig+0xf0>
 800c3e4:	4b8f      	ldr	r3, [pc, #572]	; (800c624 <UART_SetConfig+0x2e4>)
 800c3e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3ea:	f003 0303 	and.w	r3, r3, #3
 800c3ee:	2b03      	cmp	r3, #3
 800c3f0:	d81a      	bhi.n	800c428 <UART_SetConfig+0xe8>
 800c3f2:	a201      	add	r2, pc, #4	; (adr r2, 800c3f8 <UART_SetConfig+0xb8>)
 800c3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3f8:	0800c409 	.word	0x0800c409
 800c3fc:	0800c419 	.word	0x0800c419
 800c400:	0800c411 	.word	0x0800c411
 800c404:	0800c421 	.word	0x0800c421
 800c408:	2301      	movs	r3, #1
 800c40a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c40e:	e116      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c410:	2302      	movs	r3, #2
 800c412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c416:	e112      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c418:	2304      	movs	r3, #4
 800c41a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c41e:	e10e      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c420:	2308      	movs	r3, #8
 800c422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c426:	e10a      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c428:	2310      	movs	r3, #16
 800c42a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c42e:	e106      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	4a7c      	ldr	r2, [pc, #496]	; (800c628 <UART_SetConfig+0x2e8>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d138      	bne.n	800c4ac <UART_SetConfig+0x16c>
 800c43a:	4b7a      	ldr	r3, [pc, #488]	; (800c624 <UART_SetConfig+0x2e4>)
 800c43c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c440:	f003 030c 	and.w	r3, r3, #12
 800c444:	2b0c      	cmp	r3, #12
 800c446:	d82d      	bhi.n	800c4a4 <UART_SetConfig+0x164>
 800c448:	a201      	add	r2, pc, #4	; (adr r2, 800c450 <UART_SetConfig+0x110>)
 800c44a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c44e:	bf00      	nop
 800c450:	0800c485 	.word	0x0800c485
 800c454:	0800c4a5 	.word	0x0800c4a5
 800c458:	0800c4a5 	.word	0x0800c4a5
 800c45c:	0800c4a5 	.word	0x0800c4a5
 800c460:	0800c495 	.word	0x0800c495
 800c464:	0800c4a5 	.word	0x0800c4a5
 800c468:	0800c4a5 	.word	0x0800c4a5
 800c46c:	0800c4a5 	.word	0x0800c4a5
 800c470:	0800c48d 	.word	0x0800c48d
 800c474:	0800c4a5 	.word	0x0800c4a5
 800c478:	0800c4a5 	.word	0x0800c4a5
 800c47c:	0800c4a5 	.word	0x0800c4a5
 800c480:	0800c49d 	.word	0x0800c49d
 800c484:	2300      	movs	r3, #0
 800c486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c48a:	e0d8      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c48c:	2302      	movs	r3, #2
 800c48e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c492:	e0d4      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c494:	2304      	movs	r3, #4
 800c496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c49a:	e0d0      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c49c:	2308      	movs	r3, #8
 800c49e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4a2:	e0cc      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4a4:	2310      	movs	r3, #16
 800c4a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4aa:	e0c8      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	4a5e      	ldr	r2, [pc, #376]	; (800c62c <UART_SetConfig+0x2ec>)
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d125      	bne.n	800c502 <UART_SetConfig+0x1c2>
 800c4b6:	4b5b      	ldr	r3, [pc, #364]	; (800c624 <UART_SetConfig+0x2e4>)
 800c4b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c4c0:	2b30      	cmp	r3, #48	; 0x30
 800c4c2:	d016      	beq.n	800c4f2 <UART_SetConfig+0x1b2>
 800c4c4:	2b30      	cmp	r3, #48	; 0x30
 800c4c6:	d818      	bhi.n	800c4fa <UART_SetConfig+0x1ba>
 800c4c8:	2b20      	cmp	r3, #32
 800c4ca:	d00a      	beq.n	800c4e2 <UART_SetConfig+0x1a2>
 800c4cc:	2b20      	cmp	r3, #32
 800c4ce:	d814      	bhi.n	800c4fa <UART_SetConfig+0x1ba>
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d002      	beq.n	800c4da <UART_SetConfig+0x19a>
 800c4d4:	2b10      	cmp	r3, #16
 800c4d6:	d008      	beq.n	800c4ea <UART_SetConfig+0x1aa>
 800c4d8:	e00f      	b.n	800c4fa <UART_SetConfig+0x1ba>
 800c4da:	2300      	movs	r3, #0
 800c4dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4e0:	e0ad      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4e2:	2302      	movs	r3, #2
 800c4e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4e8:	e0a9      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4ea:	2304      	movs	r3, #4
 800c4ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4f0:	e0a5      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4f2:	2308      	movs	r3, #8
 800c4f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c4f8:	e0a1      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c4fa:	2310      	movs	r3, #16
 800c4fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c500:	e09d      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c502:	697b      	ldr	r3, [r7, #20]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a4a      	ldr	r2, [pc, #296]	; (800c630 <UART_SetConfig+0x2f0>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d125      	bne.n	800c558 <UART_SetConfig+0x218>
 800c50c:	4b45      	ldr	r3, [pc, #276]	; (800c624 <UART_SetConfig+0x2e4>)
 800c50e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c512:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c516:	2bc0      	cmp	r3, #192	; 0xc0
 800c518:	d016      	beq.n	800c548 <UART_SetConfig+0x208>
 800c51a:	2bc0      	cmp	r3, #192	; 0xc0
 800c51c:	d818      	bhi.n	800c550 <UART_SetConfig+0x210>
 800c51e:	2b80      	cmp	r3, #128	; 0x80
 800c520:	d00a      	beq.n	800c538 <UART_SetConfig+0x1f8>
 800c522:	2b80      	cmp	r3, #128	; 0x80
 800c524:	d814      	bhi.n	800c550 <UART_SetConfig+0x210>
 800c526:	2b00      	cmp	r3, #0
 800c528:	d002      	beq.n	800c530 <UART_SetConfig+0x1f0>
 800c52a:	2b40      	cmp	r3, #64	; 0x40
 800c52c:	d008      	beq.n	800c540 <UART_SetConfig+0x200>
 800c52e:	e00f      	b.n	800c550 <UART_SetConfig+0x210>
 800c530:	2300      	movs	r3, #0
 800c532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c536:	e082      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c538:	2302      	movs	r3, #2
 800c53a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c53e:	e07e      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c540:	2304      	movs	r3, #4
 800c542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c546:	e07a      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c548:	2308      	movs	r3, #8
 800c54a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c54e:	e076      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c550:	2310      	movs	r3, #16
 800c552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c556:	e072      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a35      	ldr	r2, [pc, #212]	; (800c634 <UART_SetConfig+0x2f4>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d12a      	bne.n	800c5b8 <UART_SetConfig+0x278>
 800c562:	4b30      	ldr	r3, [pc, #192]	; (800c624 <UART_SetConfig+0x2e4>)
 800c564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c56c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c570:	d01a      	beq.n	800c5a8 <UART_SetConfig+0x268>
 800c572:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c576:	d81b      	bhi.n	800c5b0 <UART_SetConfig+0x270>
 800c578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c57c:	d00c      	beq.n	800c598 <UART_SetConfig+0x258>
 800c57e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c582:	d815      	bhi.n	800c5b0 <UART_SetConfig+0x270>
 800c584:	2b00      	cmp	r3, #0
 800c586:	d003      	beq.n	800c590 <UART_SetConfig+0x250>
 800c588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c58c:	d008      	beq.n	800c5a0 <UART_SetConfig+0x260>
 800c58e:	e00f      	b.n	800c5b0 <UART_SetConfig+0x270>
 800c590:	2300      	movs	r3, #0
 800c592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c596:	e052      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c598:	2302      	movs	r3, #2
 800c59a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c59e:	e04e      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c5a0:	2304      	movs	r3, #4
 800c5a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5a6:	e04a      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c5a8:	2308      	movs	r3, #8
 800c5aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5ae:	e046      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c5b0:	2310      	movs	r3, #16
 800c5b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5b6:	e042      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	4a17      	ldr	r2, [pc, #92]	; (800c61c <UART_SetConfig+0x2dc>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d13a      	bne.n	800c638 <UART_SetConfig+0x2f8>
 800c5c2:	4b18      	ldr	r3, [pc, #96]	; (800c624 <UART_SetConfig+0x2e4>)
 800c5c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c5cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c5d0:	d01a      	beq.n	800c608 <UART_SetConfig+0x2c8>
 800c5d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c5d6:	d81b      	bhi.n	800c610 <UART_SetConfig+0x2d0>
 800c5d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c5dc:	d00c      	beq.n	800c5f8 <UART_SetConfig+0x2b8>
 800c5de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c5e2:	d815      	bhi.n	800c610 <UART_SetConfig+0x2d0>
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d003      	beq.n	800c5f0 <UART_SetConfig+0x2b0>
 800c5e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c5ec:	d008      	beq.n	800c600 <UART_SetConfig+0x2c0>
 800c5ee:	e00f      	b.n	800c610 <UART_SetConfig+0x2d0>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5f6:	e022      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c5f8:	2302      	movs	r3, #2
 800c5fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5fe:	e01e      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c600:	2304      	movs	r3, #4
 800c602:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c606:	e01a      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c608:	2308      	movs	r3, #8
 800c60a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c60e:	e016      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c610:	2310      	movs	r3, #16
 800c612:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c616:	e012      	b.n	800c63e <UART_SetConfig+0x2fe>
 800c618:	cfff69f3 	.word	0xcfff69f3
 800c61c:	40008000 	.word	0x40008000
 800c620:	40013800 	.word	0x40013800
 800c624:	40021000 	.word	0x40021000
 800c628:	40004400 	.word	0x40004400
 800c62c:	40004800 	.word	0x40004800
 800c630:	40004c00 	.word	0x40004c00
 800c634:	40005000 	.word	0x40005000
 800c638:	2310      	movs	r3, #16
 800c63a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	4aae      	ldr	r2, [pc, #696]	; (800c8fc <UART_SetConfig+0x5bc>)
 800c644:	4293      	cmp	r3, r2
 800c646:	f040 8097 	bne.w	800c778 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c64a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c64e:	2b08      	cmp	r3, #8
 800c650:	d823      	bhi.n	800c69a <UART_SetConfig+0x35a>
 800c652:	a201      	add	r2, pc, #4	; (adr r2, 800c658 <UART_SetConfig+0x318>)
 800c654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c658:	0800c67d 	.word	0x0800c67d
 800c65c:	0800c69b 	.word	0x0800c69b
 800c660:	0800c685 	.word	0x0800c685
 800c664:	0800c69b 	.word	0x0800c69b
 800c668:	0800c68b 	.word	0x0800c68b
 800c66c:	0800c69b 	.word	0x0800c69b
 800c670:	0800c69b 	.word	0x0800c69b
 800c674:	0800c69b 	.word	0x0800c69b
 800c678:	0800c693 	.word	0x0800c693
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c67c:	f7fd fce0 	bl	800a040 <HAL_RCC_GetPCLK1Freq>
 800c680:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c682:	e010      	b.n	800c6a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c684:	4b9e      	ldr	r3, [pc, #632]	; (800c900 <UART_SetConfig+0x5c0>)
 800c686:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c688:	e00d      	b.n	800c6a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c68a:	f7fd fc6b 	bl	8009f64 <HAL_RCC_GetSysClockFreq>
 800c68e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c690:	e009      	b.n	800c6a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c692:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c696:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c698:	e005      	b.n	800c6a6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c69a:	2300      	movs	r3, #0
 800c69c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c69e:	2301      	movs	r3, #1
 800c6a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c6a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f000 8130 	beq.w	800c90e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6b2:	4a94      	ldr	r2, [pc, #592]	; (800c904 <UART_SetConfig+0x5c4>)
 800c6b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6c0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	685a      	ldr	r2, [r3, #4]
 800c6c6:	4613      	mov	r3, r2
 800c6c8:	005b      	lsls	r3, r3, #1
 800c6ca:	4413      	add	r3, r2
 800c6cc:	69ba      	ldr	r2, [r7, #24]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d305      	bcc.n	800c6de <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	685b      	ldr	r3, [r3, #4]
 800c6d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c6d8:	69ba      	ldr	r2, [r7, #24]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d903      	bls.n	800c6e6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c6e4:	e113      	b.n	800c90e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c6e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	60bb      	str	r3, [r7, #8]
 800c6ec:	60fa      	str	r2, [r7, #12]
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6f2:	4a84      	ldr	r2, [pc, #528]	; (800c904 <UART_SetConfig+0x5c4>)
 800c6f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6f8:	b29b      	uxth	r3, r3
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	603b      	str	r3, [r7, #0]
 800c6fe:	607a      	str	r2, [r7, #4]
 800c700:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c704:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c708:	f7f4 fae6 	bl	8000cd8 <__aeabi_uldivmod>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	4610      	mov	r0, r2
 800c712:	4619      	mov	r1, r3
 800c714:	f04f 0200 	mov.w	r2, #0
 800c718:	f04f 0300 	mov.w	r3, #0
 800c71c:	020b      	lsls	r3, r1, #8
 800c71e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c722:	0202      	lsls	r2, r0, #8
 800c724:	6979      	ldr	r1, [r7, #20]
 800c726:	6849      	ldr	r1, [r1, #4]
 800c728:	0849      	lsrs	r1, r1, #1
 800c72a:	2000      	movs	r0, #0
 800c72c:	460c      	mov	r4, r1
 800c72e:	4605      	mov	r5, r0
 800c730:	eb12 0804 	adds.w	r8, r2, r4
 800c734:	eb43 0905 	adc.w	r9, r3, r5
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	469a      	mov	sl, r3
 800c740:	4693      	mov	fp, r2
 800c742:	4652      	mov	r2, sl
 800c744:	465b      	mov	r3, fp
 800c746:	4640      	mov	r0, r8
 800c748:	4649      	mov	r1, r9
 800c74a:	f7f4 fac5 	bl	8000cd8 <__aeabi_uldivmod>
 800c74e:	4602      	mov	r2, r0
 800c750:	460b      	mov	r3, r1
 800c752:	4613      	mov	r3, r2
 800c754:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c756:	6a3b      	ldr	r3, [r7, #32]
 800c758:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c75c:	d308      	bcc.n	800c770 <UART_SetConfig+0x430>
 800c75e:	6a3b      	ldr	r3, [r7, #32]
 800c760:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c764:	d204      	bcs.n	800c770 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	6a3a      	ldr	r2, [r7, #32]
 800c76c:	60da      	str	r2, [r3, #12]
 800c76e:	e0ce      	b.n	800c90e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c770:	2301      	movs	r3, #1
 800c772:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c776:	e0ca      	b.n	800c90e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	69db      	ldr	r3, [r3, #28]
 800c77c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c780:	d166      	bne.n	800c850 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c782:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c786:	2b08      	cmp	r3, #8
 800c788:	d827      	bhi.n	800c7da <UART_SetConfig+0x49a>
 800c78a:	a201      	add	r2, pc, #4	; (adr r2, 800c790 <UART_SetConfig+0x450>)
 800c78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c790:	0800c7b5 	.word	0x0800c7b5
 800c794:	0800c7bd 	.word	0x0800c7bd
 800c798:	0800c7c5 	.word	0x0800c7c5
 800c79c:	0800c7db 	.word	0x0800c7db
 800c7a0:	0800c7cb 	.word	0x0800c7cb
 800c7a4:	0800c7db 	.word	0x0800c7db
 800c7a8:	0800c7db 	.word	0x0800c7db
 800c7ac:	0800c7db 	.word	0x0800c7db
 800c7b0:	0800c7d3 	.word	0x0800c7d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c7b4:	f7fd fc44 	bl	800a040 <HAL_RCC_GetPCLK1Freq>
 800c7b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c7ba:	e014      	b.n	800c7e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c7bc:	f7fd fc56 	bl	800a06c <HAL_RCC_GetPCLK2Freq>
 800c7c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c7c2:	e010      	b.n	800c7e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c7c4:	4b4e      	ldr	r3, [pc, #312]	; (800c900 <UART_SetConfig+0x5c0>)
 800c7c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c7c8:	e00d      	b.n	800c7e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c7ca:	f7fd fbcb 	bl	8009f64 <HAL_RCC_GetSysClockFreq>
 800c7ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c7d0:	e009      	b.n	800c7e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c7d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c7d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c7d8:	e005      	b.n	800c7e6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c7e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	f000 8090 	beq.w	800c90e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7f2:	4a44      	ldr	r2, [pc, #272]	; (800c904 <UART_SetConfig+0x5c4>)
 800c7f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c7f8:	461a      	mov	r2, r3
 800c7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c800:	005a      	lsls	r2, r3, #1
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	085b      	lsrs	r3, r3, #1
 800c808:	441a      	add	r2, r3
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	685b      	ldr	r3, [r3, #4]
 800c80e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c812:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	2b0f      	cmp	r3, #15
 800c818:	d916      	bls.n	800c848 <UART_SetConfig+0x508>
 800c81a:	6a3b      	ldr	r3, [r7, #32]
 800c81c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c820:	d212      	bcs.n	800c848 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c822:	6a3b      	ldr	r3, [r7, #32]
 800c824:	b29b      	uxth	r3, r3
 800c826:	f023 030f 	bic.w	r3, r3, #15
 800c82a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c82c:	6a3b      	ldr	r3, [r7, #32]
 800c82e:	085b      	lsrs	r3, r3, #1
 800c830:	b29b      	uxth	r3, r3
 800c832:	f003 0307 	and.w	r3, r3, #7
 800c836:	b29a      	uxth	r2, r3
 800c838:	8bfb      	ldrh	r3, [r7, #30]
 800c83a:	4313      	orrs	r3, r2
 800c83c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	8bfa      	ldrh	r2, [r7, #30]
 800c844:	60da      	str	r2, [r3, #12]
 800c846:	e062      	b.n	800c90e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c848:	2301      	movs	r3, #1
 800c84a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c84e:	e05e      	b.n	800c90e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c850:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c854:	2b08      	cmp	r3, #8
 800c856:	d828      	bhi.n	800c8aa <UART_SetConfig+0x56a>
 800c858:	a201      	add	r2, pc, #4	; (adr r2, 800c860 <UART_SetConfig+0x520>)
 800c85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c85e:	bf00      	nop
 800c860:	0800c885 	.word	0x0800c885
 800c864:	0800c88d 	.word	0x0800c88d
 800c868:	0800c895 	.word	0x0800c895
 800c86c:	0800c8ab 	.word	0x0800c8ab
 800c870:	0800c89b 	.word	0x0800c89b
 800c874:	0800c8ab 	.word	0x0800c8ab
 800c878:	0800c8ab 	.word	0x0800c8ab
 800c87c:	0800c8ab 	.word	0x0800c8ab
 800c880:	0800c8a3 	.word	0x0800c8a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c884:	f7fd fbdc 	bl	800a040 <HAL_RCC_GetPCLK1Freq>
 800c888:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c88a:	e014      	b.n	800c8b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c88c:	f7fd fbee 	bl	800a06c <HAL_RCC_GetPCLK2Freq>
 800c890:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c892:	e010      	b.n	800c8b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c894:	4b1a      	ldr	r3, [pc, #104]	; (800c900 <UART_SetConfig+0x5c0>)
 800c896:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c898:	e00d      	b.n	800c8b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c89a:	f7fd fb63 	bl	8009f64 <HAL_RCC_GetSysClockFreq>
 800c89e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8a0:	e009      	b.n	800c8b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c8a8:	e005      	b.n	800c8b6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c8b4:	bf00      	nop
    }

    if (pclk != 0U)
 800c8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d028      	beq.n	800c90e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8c0:	4a10      	ldr	r2, [pc, #64]	; (800c904 <UART_SetConfig+0x5c4>)
 800c8c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ca:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	085b      	lsrs	r3, r3, #1
 800c8d4:	441a      	add	r2, r3
 800c8d6:	697b      	ldr	r3, [r7, #20]
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c8e0:	6a3b      	ldr	r3, [r7, #32]
 800c8e2:	2b0f      	cmp	r3, #15
 800c8e4:	d910      	bls.n	800c908 <UART_SetConfig+0x5c8>
 800c8e6:	6a3b      	ldr	r3, [r7, #32]
 800c8e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8ec:	d20c      	bcs.n	800c908 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c8ee:	6a3b      	ldr	r3, [r7, #32]
 800c8f0:	b29a      	uxth	r2, r3
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	60da      	str	r2, [r3, #12]
 800c8f8:	e009      	b.n	800c90e <UART_SetConfig+0x5ce>
 800c8fa:	bf00      	nop
 800c8fc:	40008000 	.word	0x40008000
 800c900:	00f42400 	.word	0x00f42400
 800c904:	08019244 	.word	0x08019244
      }
      else
      {
        ret = HAL_ERROR;
 800c908:	2301      	movs	r3, #1
 800c90a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	2201      	movs	r2, #1
 800c912:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	2201      	movs	r2, #1
 800c91a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	2200      	movs	r2, #0
 800c922:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	2200      	movs	r2, #0
 800c928:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c92a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3730      	adds	r7, #48	; 0x30
 800c932:	46bd      	mov	sp, r7
 800c934:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c938 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c944:	f003 0301 	and.w	r3, r3, #1
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00a      	beq.n	800c962 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	685b      	ldr	r3, [r3, #4]
 800c952:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	430a      	orrs	r2, r1
 800c960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c966:	f003 0302 	and.w	r3, r3, #2
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d00a      	beq.n	800c984 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	685b      	ldr	r3, [r3, #4]
 800c974:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	430a      	orrs	r2, r1
 800c982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c988:	f003 0304 	and.w	r3, r3, #4
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d00a      	beq.n	800c9a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	685b      	ldr	r3, [r3, #4]
 800c996:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	430a      	orrs	r2, r1
 800c9a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9aa:	f003 0308 	and.w	r3, r3, #8
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d00a      	beq.n	800c9c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	685b      	ldr	r3, [r3, #4]
 800c9b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	430a      	orrs	r2, r1
 800c9c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9cc:	f003 0310 	and.w	r3, r3, #16
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d00a      	beq.n	800c9ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	689b      	ldr	r3, [r3, #8]
 800c9da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	430a      	orrs	r2, r1
 800c9e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ee:	f003 0320 	and.w	r3, r3, #32
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d00a      	beq.n	800ca0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	689b      	ldr	r3, [r3, #8]
 800c9fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	430a      	orrs	r2, r1
 800ca0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d01a      	beq.n	800ca4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	430a      	orrs	r2, r1
 800ca2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca36:	d10a      	bne.n	800ca4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	685b      	ldr	r3, [r3, #4]
 800ca3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	430a      	orrs	r2, r1
 800ca4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d00a      	beq.n	800ca70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	430a      	orrs	r2, r1
 800ca6e:	605a      	str	r2, [r3, #4]
  }
}
 800ca70:	bf00      	nop
 800ca72:	370c      	adds	r7, #12
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b086      	sub	sp, #24
 800ca80:	af02      	add	r7, sp, #8
 800ca82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2200      	movs	r2, #0
 800ca88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ca8c:	f7f8 f946 	bl	8004d1c <HAL_GetTick>
 800ca90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f003 0308 	and.w	r3, r3, #8
 800ca9c:	2b08      	cmp	r3, #8
 800ca9e:	d10e      	bne.n	800cabe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800caa0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800caa4:	9300      	str	r3, [sp, #0]
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2200      	movs	r2, #0
 800caaa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800caae:	6878      	ldr	r0, [r7, #4]
 800cab0:	f000 f82f 	bl	800cb12 <UART_WaitOnFlagUntilTimeout>
 800cab4:	4603      	mov	r3, r0
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d001      	beq.n	800cabe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800caba:	2303      	movs	r3, #3
 800cabc:	e025      	b.n	800cb0a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	f003 0304 	and.w	r3, r3, #4
 800cac8:	2b04      	cmp	r3, #4
 800caca:	d10e      	bne.n	800caea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cacc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cad0:	9300      	str	r3, [sp, #0]
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	2200      	movs	r2, #0
 800cad6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f000 f819 	bl	800cb12 <UART_WaitOnFlagUntilTimeout>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d001      	beq.n	800caea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cae6:	2303      	movs	r3, #3
 800cae8:	e00f      	b.n	800cb0a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2220      	movs	r2, #32
 800caee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	2220      	movs	r2, #32
 800caf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2200      	movs	r2, #0
 800cafe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2200      	movs	r2, #0
 800cb04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cb08:	2300      	movs	r3, #0
}
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	3710      	adds	r7, #16
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}

0800cb12 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cb12:	b580      	push	{r7, lr}
 800cb14:	b09c      	sub	sp, #112	; 0x70
 800cb16:	af00      	add	r7, sp, #0
 800cb18:	60f8      	str	r0, [r7, #12]
 800cb1a:	60b9      	str	r1, [r7, #8]
 800cb1c:	603b      	str	r3, [r7, #0]
 800cb1e:	4613      	mov	r3, r2
 800cb20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb22:	e0a9      	b.n	800cc78 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb2a:	f000 80a5 	beq.w	800cc78 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb2e:	f7f8 f8f5 	bl	8004d1c <HAL_GetTick>
 800cb32:	4602      	mov	r2, r0
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	1ad3      	subs	r3, r2, r3
 800cb38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	d302      	bcc.n	800cb44 <UART_WaitOnFlagUntilTimeout+0x32>
 800cb3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d140      	bne.n	800cbc6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb4c:	e853 3f00 	ldrex	r3, [r3]
 800cb50:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cb52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cb54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cb58:	667b      	str	r3, [r7, #100]	; 0x64
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	461a      	mov	r2, r3
 800cb60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb62:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cb64:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cb68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cb6a:	e841 2300 	strex	r3, r2, [r1]
 800cb6e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800cb70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d1e6      	bne.n	800cb44 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	3308      	adds	r3, #8
 800cb7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb80:	e853 3f00 	ldrex	r3, [r3]
 800cb84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cb86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb88:	f023 0301 	bic.w	r3, r3, #1
 800cb8c:	663b      	str	r3, [r7, #96]	; 0x60
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	3308      	adds	r3, #8
 800cb94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb96:	64ba      	str	r2, [r7, #72]	; 0x48
 800cb98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cb9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb9e:	e841 2300 	strex	r3, r2, [r1]
 800cba2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d1e5      	bne.n	800cb76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	2220      	movs	r2, #32
 800cbae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2220      	movs	r2, #32
 800cbb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cbc2:	2303      	movs	r3, #3
 800cbc4:	e069      	b.n	800cc9a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	f003 0304 	and.w	r3, r3, #4
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d051      	beq.n	800cc78 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	69db      	ldr	r3, [r3, #28]
 800cbda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cbde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cbe2:	d149      	bne.n	800cc78 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cbec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf6:	e853 3f00 	ldrex	r3, [r3]
 800cbfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cc02:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cc0c:	637b      	str	r3, [r7, #52]	; 0x34
 800cc0e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cc12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc14:	e841 2300 	strex	r3, r2, [r1]
 800cc18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cc1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d1e6      	bne.n	800cbee <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	3308      	adds	r3, #8
 800cc26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	e853 3f00 	ldrex	r3, [r3]
 800cc2e:	613b      	str	r3, [r7, #16]
   return(result);
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	f023 0301 	bic.w	r3, r3, #1
 800cc36:	66bb      	str	r3, [r7, #104]	; 0x68
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	3308      	adds	r3, #8
 800cc3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cc40:	623a      	str	r2, [r7, #32]
 800cc42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc44:	69f9      	ldr	r1, [r7, #28]
 800cc46:	6a3a      	ldr	r2, [r7, #32]
 800cc48:	e841 2300 	strex	r3, r2, [r1]
 800cc4c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc4e:	69bb      	ldr	r3, [r7, #24]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d1e5      	bne.n	800cc20 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2220      	movs	r2, #32
 800cc58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2220      	movs	r2, #32
 800cc60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	2220      	movs	r2, #32
 800cc68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cc74:	2303      	movs	r3, #3
 800cc76:	e010      	b.n	800cc9a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	69da      	ldr	r2, [r3, #28]
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	4013      	ands	r3, r2
 800cc82:	68ba      	ldr	r2, [r7, #8]
 800cc84:	429a      	cmp	r2, r3
 800cc86:	bf0c      	ite	eq
 800cc88:	2301      	moveq	r3, #1
 800cc8a:	2300      	movne	r3, #0
 800cc8c:	b2db      	uxtb	r3, r3
 800cc8e:	461a      	mov	r2, r3
 800cc90:	79fb      	ldrb	r3, [r7, #7]
 800cc92:	429a      	cmp	r2, r3
 800cc94:	f43f af46 	beq.w	800cb24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc98:	2300      	movs	r3, #0
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3770      	adds	r7, #112	; 0x70
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cca2:	b480      	push	{r7}
 800cca4:	b085      	sub	sp, #20
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d101      	bne.n	800ccb8 <HAL_UARTEx_DisableFifoMode+0x16>
 800ccb4:	2302      	movs	r3, #2
 800ccb6:	e027      	b.n	800cd08 <HAL_UARTEx_DisableFifoMode+0x66>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2201      	movs	r2, #1
 800ccbc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2224      	movs	r2, #36	; 0x24
 800ccc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f022 0201 	bic.w	r2, r2, #1
 800ccde:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cce6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2200      	movs	r2, #0
 800ccec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2220      	movs	r2, #32
 800ccfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2200      	movs	r2, #0
 800cd02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd06:	2300      	movs	r3, #0
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3714      	adds	r7, #20
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d101      	bne.n	800cd2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cd28:	2302      	movs	r3, #2
 800cd2a:	e02d      	b.n	800cd88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2201      	movs	r2, #1
 800cd30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2224      	movs	r2, #36	; 0x24
 800cd38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f022 0201 	bic.w	r2, r2, #1
 800cd52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	683a      	ldr	r2, [r7, #0]
 800cd64:	430a      	orrs	r2, r1
 800cd66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f000 f84f 	bl	800ce0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	68fa      	ldr	r2, [r7, #12]
 800cd74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2220      	movs	r2, #32
 800cd7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd86:	2300      	movs	r3, #0
}
 800cd88:	4618      	mov	r0, r3
 800cd8a:	3710      	adds	r7, #16
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}

0800cd90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b084      	sub	sp, #16
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cda0:	2b01      	cmp	r3, #1
 800cda2:	d101      	bne.n	800cda8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cda4:	2302      	movs	r3, #2
 800cda6:	e02d      	b.n	800ce04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2201      	movs	r2, #1
 800cdac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2224      	movs	r2, #36	; 0x24
 800cdb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f022 0201 	bic.w	r2, r2, #1
 800cdce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	689b      	ldr	r3, [r3, #8]
 800cdd6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	683a      	ldr	r2, [r7, #0]
 800cde0:	430a      	orrs	r2, r1
 800cde2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f000 f811 	bl	800ce0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	68fa      	ldr	r2, [r7, #12]
 800cdf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2220      	movs	r2, #32
 800cdf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ce02:	2300      	movs	r3, #0
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3710      	adds	r7, #16
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}

0800ce0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d108      	bne.n	800ce2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2201      	movs	r2, #1
 800ce28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ce2c:	e031      	b.n	800ce92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ce2e:	2308      	movs	r3, #8
 800ce30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ce32:	2308      	movs	r3, #8
 800ce34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	689b      	ldr	r3, [r3, #8]
 800ce3c:	0e5b      	lsrs	r3, r3, #25
 800ce3e:	b2db      	uxtb	r3, r3
 800ce40:	f003 0307 	and.w	r3, r3, #7
 800ce44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	689b      	ldr	r3, [r3, #8]
 800ce4c:	0f5b      	lsrs	r3, r3, #29
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	f003 0307 	and.w	r3, r3, #7
 800ce54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce56:	7bbb      	ldrb	r3, [r7, #14]
 800ce58:	7b3a      	ldrb	r2, [r7, #12]
 800ce5a:	4911      	ldr	r1, [pc, #68]	; (800cea0 <UARTEx_SetNbDataToProcess+0x94>)
 800ce5c:	5c8a      	ldrb	r2, [r1, r2]
 800ce5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ce62:	7b3a      	ldrb	r2, [r7, #12]
 800ce64:	490f      	ldr	r1, [pc, #60]	; (800cea4 <UARTEx_SetNbDataToProcess+0x98>)
 800ce66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce68:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce6c:	b29a      	uxth	r2, r3
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce74:	7bfb      	ldrb	r3, [r7, #15]
 800ce76:	7b7a      	ldrb	r2, [r7, #13]
 800ce78:	4909      	ldr	r1, [pc, #36]	; (800cea0 <UARTEx_SetNbDataToProcess+0x94>)
 800ce7a:	5c8a      	ldrb	r2, [r1, r2]
 800ce7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ce80:	7b7a      	ldrb	r2, [r7, #13]
 800ce82:	4908      	ldr	r1, [pc, #32]	; (800cea4 <UARTEx_SetNbDataToProcess+0x98>)
 800ce84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ce86:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce8a:	b29a      	uxth	r2, r3
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ce92:	bf00      	nop
 800ce94:	3714      	adds	r7, #20
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	0801925c 	.word	0x0801925c
 800cea4:	08019264 	.word	0x08019264

0800cea8 <LL_EXTI_EnableIT_0_31>:
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b083      	sub	sp, #12
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800ceb0:	4b05      	ldr	r3, [pc, #20]	; (800cec8 <LL_EXTI_EnableIT_0_31+0x20>)
 800ceb2:	681a      	ldr	r2, [r3, #0]
 800ceb4:	4904      	ldr	r1, [pc, #16]	; (800cec8 <LL_EXTI_EnableIT_0_31+0x20>)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	600b      	str	r3, [r1, #0]
}
 800cebc:	bf00      	nop
 800cebe:	370c      	adds	r7, #12
 800cec0:	46bd      	mov	sp, r7
 800cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec6:	4770      	bx	lr
 800cec8:	40010400 	.word	0x40010400

0800cecc <LL_EXTI_EnableIT_32_63>:
{
 800cecc:	b480      	push	{r7}
 800cece:	b083      	sub	sp, #12
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800ced4:	4b05      	ldr	r3, [pc, #20]	; (800ceec <LL_EXTI_EnableIT_32_63+0x20>)
 800ced6:	6a1a      	ldr	r2, [r3, #32]
 800ced8:	4904      	ldr	r1, [pc, #16]	; (800ceec <LL_EXTI_EnableIT_32_63+0x20>)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	4313      	orrs	r3, r2
 800cede:	620b      	str	r3, [r1, #32]
}
 800cee0:	bf00      	nop
 800cee2:	370c      	adds	r7, #12
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr
 800ceec:	40010400 	.word	0x40010400

0800cef0 <LL_EXTI_DisableIT_0_31>:
{
 800cef0:	b480      	push	{r7}
 800cef2:	b083      	sub	sp, #12
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800cef8:	4b06      	ldr	r3, [pc, #24]	; (800cf14 <LL_EXTI_DisableIT_0_31+0x24>)
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	43db      	mvns	r3, r3
 800cf00:	4904      	ldr	r1, [pc, #16]	; (800cf14 <LL_EXTI_DisableIT_0_31+0x24>)
 800cf02:	4013      	ands	r3, r2
 800cf04:	600b      	str	r3, [r1, #0]
}
 800cf06:	bf00      	nop
 800cf08:	370c      	adds	r7, #12
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf10:	4770      	bx	lr
 800cf12:	bf00      	nop
 800cf14:	40010400 	.word	0x40010400

0800cf18 <LL_EXTI_DisableIT_32_63>:
{
 800cf18:	b480      	push	{r7}
 800cf1a:	b083      	sub	sp, #12
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800cf20:	4b06      	ldr	r3, [pc, #24]	; (800cf3c <LL_EXTI_DisableIT_32_63+0x24>)
 800cf22:	6a1a      	ldr	r2, [r3, #32]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	43db      	mvns	r3, r3
 800cf28:	4904      	ldr	r1, [pc, #16]	; (800cf3c <LL_EXTI_DisableIT_32_63+0x24>)
 800cf2a:	4013      	ands	r3, r2
 800cf2c:	620b      	str	r3, [r1, #32]
}
 800cf2e:	bf00      	nop
 800cf30:	370c      	adds	r7, #12
 800cf32:	46bd      	mov	sp, r7
 800cf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf38:	4770      	bx	lr
 800cf3a:	bf00      	nop
 800cf3c:	40010400 	.word	0x40010400

0800cf40 <LL_EXTI_EnableEvent_0_31>:
{
 800cf40:	b480      	push	{r7}
 800cf42:	b083      	sub	sp, #12
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800cf48:	4b05      	ldr	r3, [pc, #20]	; (800cf60 <LL_EXTI_EnableEvent_0_31+0x20>)
 800cf4a:	685a      	ldr	r2, [r3, #4]
 800cf4c:	4904      	ldr	r1, [pc, #16]	; (800cf60 <LL_EXTI_EnableEvent_0_31+0x20>)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	4313      	orrs	r3, r2
 800cf52:	604b      	str	r3, [r1, #4]
}
 800cf54:	bf00      	nop
 800cf56:	370c      	adds	r7, #12
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5e:	4770      	bx	lr
 800cf60:	40010400 	.word	0x40010400

0800cf64 <LL_EXTI_EnableEvent_32_63>:
{
 800cf64:	b480      	push	{r7}
 800cf66:	b083      	sub	sp, #12
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800cf6c:	4b05      	ldr	r3, [pc, #20]	; (800cf84 <LL_EXTI_EnableEvent_32_63+0x20>)
 800cf6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf70:	4904      	ldr	r1, [pc, #16]	; (800cf84 <LL_EXTI_EnableEvent_32_63+0x20>)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	4313      	orrs	r3, r2
 800cf76:	624b      	str	r3, [r1, #36]	; 0x24
}
 800cf78:	bf00      	nop
 800cf7a:	370c      	adds	r7, #12
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr
 800cf84:	40010400 	.word	0x40010400

0800cf88 <LL_EXTI_DisableEvent_0_31>:
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800cf90:	4b06      	ldr	r3, [pc, #24]	; (800cfac <LL_EXTI_DisableEvent_0_31+0x24>)
 800cf92:	685a      	ldr	r2, [r3, #4]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	43db      	mvns	r3, r3
 800cf98:	4904      	ldr	r1, [pc, #16]	; (800cfac <LL_EXTI_DisableEvent_0_31+0x24>)
 800cf9a:	4013      	ands	r3, r2
 800cf9c:	604b      	str	r3, [r1, #4]
}
 800cf9e:	bf00      	nop
 800cfa0:	370c      	adds	r7, #12
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	40010400 	.word	0x40010400

0800cfb0 <LL_EXTI_DisableEvent_32_63>:
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b083      	sub	sp, #12
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800cfb8:	4b06      	ldr	r3, [pc, #24]	; (800cfd4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800cfba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	43db      	mvns	r3, r3
 800cfc0:	4904      	ldr	r1, [pc, #16]	; (800cfd4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800cfc2:	4013      	ands	r3, r2
 800cfc4:	624b      	str	r3, [r1, #36]	; 0x24
}
 800cfc6:	bf00      	nop
 800cfc8:	370c      	adds	r7, #12
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr
 800cfd2:	bf00      	nop
 800cfd4:	40010400 	.word	0x40010400

0800cfd8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800cfd8:	b480      	push	{r7}
 800cfda:	b083      	sub	sp, #12
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800cfe0:	4b05      	ldr	r3, [pc, #20]	; (800cff8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800cfe2:	689a      	ldr	r2, [r3, #8]
 800cfe4:	4904      	ldr	r1, [pc, #16]	; (800cff8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	608b      	str	r3, [r1, #8]
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr
 800cff8:	40010400 	.word	0x40010400

0800cffc <LL_EXTI_EnableRisingTrig_32_63>:
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d004:	4b05      	ldr	r3, [pc, #20]	; (800d01c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d006:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d008:	4904      	ldr	r1, [pc, #16]	; (800d01c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	4313      	orrs	r3, r2
 800d00e:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr
 800d01c:	40010400 	.word	0x40010400

0800d020 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800d028:	4b06      	ldr	r3, [pc, #24]	; (800d044 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d02a:	689a      	ldr	r2, [r3, #8]
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	43db      	mvns	r3, r3
 800d030:	4904      	ldr	r1, [pc, #16]	; (800d044 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800d032:	4013      	ands	r3, r2
 800d034:	608b      	str	r3, [r1, #8]
}
 800d036:	bf00      	nop
 800d038:	370c      	adds	r7, #12
 800d03a:	46bd      	mov	sp, r7
 800d03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d040:	4770      	bx	lr
 800d042:	bf00      	nop
 800d044:	40010400 	.word	0x40010400

0800d048 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800d048:	b480      	push	{r7}
 800d04a:	b083      	sub	sp, #12
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800d050:	4b06      	ldr	r3, [pc, #24]	; (800d06c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d052:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	43db      	mvns	r3, r3
 800d058:	4904      	ldr	r1, [pc, #16]	; (800d06c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800d05a:	4013      	ands	r3, r2
 800d05c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800d05e:	bf00      	nop
 800d060:	370c      	adds	r7, #12
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	40010400 	.word	0x40010400

0800d070 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800d078:	4b05      	ldr	r3, [pc, #20]	; (800d090 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d07a:	68da      	ldr	r2, [r3, #12]
 800d07c:	4904      	ldr	r1, [pc, #16]	; (800d090 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4313      	orrs	r3, r2
 800d082:	60cb      	str	r3, [r1, #12]
}
 800d084:	bf00      	nop
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	40010400 	.word	0x40010400

0800d094 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800d094:	b480      	push	{r7}
 800d096:	b083      	sub	sp, #12
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800d09c:	4b05      	ldr	r3, [pc, #20]	; (800d0b4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d09e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0a0:	4904      	ldr	r1, [pc, #16]	; (800d0b4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d0a8:	bf00      	nop
 800d0aa:	370c      	adds	r7, #12
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b2:	4770      	bx	lr
 800d0b4:	40010400 	.word	0x40010400

0800d0b8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b083      	sub	sp, #12
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800d0c0:	4b06      	ldr	r3, [pc, #24]	; (800d0dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d0c2:	68da      	ldr	r2, [r3, #12]
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	43db      	mvns	r3, r3
 800d0c8:	4904      	ldr	r1, [pc, #16]	; (800d0dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800d0ca:	4013      	ands	r3, r2
 800d0cc:	60cb      	str	r3, [r1, #12]
}
 800d0ce:	bf00      	nop
 800d0d0:	370c      	adds	r7, #12
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	40010400 	.word	0x40010400

0800d0e0 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b083      	sub	sp, #12
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800d0e8:	4b06      	ldr	r3, [pc, #24]	; (800d104 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	43db      	mvns	r3, r3
 800d0f0:	4904      	ldr	r1, [pc, #16]	; (800d104 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800d0f2:	4013      	ands	r3, r2
 800d0f4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800d0f6:	bf00      	nop
 800d0f8:	370c      	adds	r7, #12
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	40010400 	.word	0x40010400

0800d108 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800d110:	2300      	movs	r3, #0
 800d112:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	7a1b      	ldrb	r3, [r3, #8]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f000 80d3 	beq.w	800d2c4 <LL_EXTI_Init+0x1bc>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d063      	beq.n	800d1ee <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	7a5b      	ldrb	r3, [r3, #9]
 800d12a:	2b02      	cmp	r3, #2
 800d12c:	d01c      	beq.n	800d168 <LL_EXTI_Init+0x60>
 800d12e:	2b02      	cmp	r3, #2
 800d130:	dc25      	bgt.n	800d17e <LL_EXTI_Init+0x76>
 800d132:	2b00      	cmp	r3, #0
 800d134:	d002      	beq.n	800d13c <LL_EXTI_Init+0x34>
 800d136:	2b01      	cmp	r3, #1
 800d138:	d00b      	beq.n	800d152 <LL_EXTI_Init+0x4a>
 800d13a:	e020      	b.n	800d17e <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	4618      	mov	r0, r3
 800d142:	f7ff ff21 	bl	800cf88 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7ff feac 	bl	800cea8 <LL_EXTI_EnableIT_0_31>
          break;
 800d150:	e018      	b.n	800d184 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	4618      	mov	r0, r3
 800d158:	f7ff feca 	bl	800cef0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4618      	mov	r0, r3
 800d162:	f7ff feed 	bl	800cf40 <LL_EXTI_EnableEvent_0_31>
          break;
 800d166:	e00d      	b.n	800d184 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4618      	mov	r0, r3
 800d16e:	f7ff fe9b 	bl	800cea8 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	4618      	mov	r0, r3
 800d178:	f7ff fee2 	bl	800cf40 <LL_EXTI_EnableEvent_0_31>
          break;
 800d17c:	e002      	b.n	800d184 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 800d17e:	2301      	movs	r3, #1
 800d180:	60fb      	str	r3, [r7, #12]
          break;
 800d182:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	7a9b      	ldrb	r3, [r3, #10]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d030      	beq.n	800d1ee <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	7a9b      	ldrb	r3, [r3, #10]
 800d190:	2b03      	cmp	r3, #3
 800d192:	d01c      	beq.n	800d1ce <LL_EXTI_Init+0xc6>
 800d194:	2b03      	cmp	r3, #3
 800d196:	dc25      	bgt.n	800d1e4 <LL_EXTI_Init+0xdc>
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d002      	beq.n	800d1a2 <LL_EXTI_Init+0x9a>
 800d19c:	2b02      	cmp	r3, #2
 800d19e:	d00b      	beq.n	800d1b8 <LL_EXTI_Init+0xb0>
 800d1a0:	e020      	b.n	800d1e4 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	f7ff ff86 	bl	800d0b8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7ff ff11 	bl	800cfd8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800d1b6:	e01b      	b.n	800d1f0 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f7ff ff2f 	bl	800d020 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7ff ff52 	bl	800d070 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d1cc:	e010      	b.n	800d1f0 <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7ff ff00 	bl	800cfd8 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7ff ff47 	bl	800d070 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800d1e2:	e005      	b.n	800d1f0 <LL_EXTI_Init+0xe8>
          default:
            status |= 0x02u;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f043 0302 	orr.w	r3, r3, #2
 800d1ea:	60fb      	str	r3, [r7, #12]
            break;
 800d1ec:	e000      	b.n	800d1f0 <LL_EXTI_Init+0xe8>
        }
      }
 800d1ee:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	685b      	ldr	r3, [r3, #4]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d07a      	beq.n	800d2ee <LL_EXTI_Init+0x1e6>
    {
      switch (EXTI_InitStruct->Mode)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	7a5b      	ldrb	r3, [r3, #9]
 800d1fc:	2b02      	cmp	r3, #2
 800d1fe:	d01c      	beq.n	800d23a <LL_EXTI_Init+0x132>
 800d200:	2b02      	cmp	r3, #2
 800d202:	dc25      	bgt.n	800d250 <LL_EXTI_Init+0x148>
 800d204:	2b00      	cmp	r3, #0
 800d206:	d002      	beq.n	800d20e <LL_EXTI_Init+0x106>
 800d208:	2b01      	cmp	r3, #1
 800d20a:	d00b      	beq.n	800d224 <LL_EXTI_Init+0x11c>
 800d20c:	e020      	b.n	800d250 <LL_EXTI_Init+0x148>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	4618      	mov	r0, r3
 800d214:	f7ff fecc 	bl	800cfb0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	4618      	mov	r0, r3
 800d21e:	f7ff fe55 	bl	800cecc <LL_EXTI_EnableIT_32_63>
          break;
 800d222:	e01a      	b.n	800d25a <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	4618      	mov	r0, r3
 800d22a:	f7ff fe75 	bl	800cf18 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	4618      	mov	r0, r3
 800d234:	f7ff fe96 	bl	800cf64 <LL_EXTI_EnableEvent_32_63>
          break;
 800d238:	e00f      	b.n	800d25a <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	4618      	mov	r0, r3
 800d240:	f7ff fe44 	bl	800cecc <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	685b      	ldr	r3, [r3, #4]
 800d248:	4618      	mov	r0, r3
 800d24a:	f7ff fe8b 	bl	800cf64 <LL_EXTI_EnableEvent_32_63>
          break;
 800d24e:	e004      	b.n	800d25a <LL_EXTI_Init+0x152>
        default:
          status |= 0x04u;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	f043 0304 	orr.w	r3, r3, #4
 800d256:	60fb      	str	r3, [r7, #12]
          break;
 800d258:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	7a9b      	ldrb	r3, [r3, #10]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d045      	beq.n	800d2ee <LL_EXTI_Init+0x1e6>
      {
        switch (EXTI_InitStruct->Trigger)
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	7a9b      	ldrb	r3, [r3, #10]
 800d266:	2b03      	cmp	r3, #3
 800d268:	d01c      	beq.n	800d2a4 <LL_EXTI_Init+0x19c>
 800d26a:	2b03      	cmp	r3, #3
 800d26c:	dc25      	bgt.n	800d2ba <LL_EXTI_Init+0x1b2>
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d002      	beq.n	800d278 <LL_EXTI_Init+0x170>
 800d272:	2b02      	cmp	r3, #2
 800d274:	d00b      	beq.n	800d28e <LL_EXTI_Init+0x186>
 800d276:	e020      	b.n	800d2ba <LL_EXTI_Init+0x1b2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	685b      	ldr	r3, [r3, #4]
 800d27c:	4618      	mov	r0, r3
 800d27e:	f7ff ff2f 	bl	800d0e0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	685b      	ldr	r3, [r3, #4]
 800d286:	4618      	mov	r0, r3
 800d288:	f7ff feb8 	bl	800cffc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800d28c:	e030      	b.n	800d2f0 <LL_EXTI_Init+0x1e8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	685b      	ldr	r3, [r3, #4]
 800d292:	4618      	mov	r0, r3
 800d294:	f7ff fed8 	bl	800d048 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7ff fef9 	bl	800d094 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800d2a2:	e025      	b.n	800d2f0 <LL_EXTI_Init+0x1e8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f7ff fea7 	bl	800cffc <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f7ff feee 	bl	800d094 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800d2b8:	e01a      	b.n	800d2f0 <LL_EXTI_Init+0x1e8>
          default:
            status |= 0x05u;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	f043 0305 	orr.w	r3, r3, #5
 800d2c0:	60fb      	str	r3, [r7, #12]
            break;
 800d2c2:	e015      	b.n	800d2f0 <LL_EXTI_Init+0x1e8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	f7ff fe11 	bl	800cef0 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7ff fe58 	bl	800cf88 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	685b      	ldr	r3, [r3, #4]
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f7ff fe1b 	bl	800cf18 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	685b      	ldr	r3, [r3, #4]
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f7ff fe62 	bl	800cfb0 <LL_EXTI_DisableEvent_32_63>
 800d2ec:	e000      	b.n	800d2f0 <LL_EXTI_Init+0x1e8>
      }
 800d2ee:	bf00      	nop
  }

  return status;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}
	...

0800d2fc <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b087      	sub	sp, #28
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d310:	683a      	ldr	r2, [r7, #0]
 800d312:	6812      	ldr	r2, [r2, #0]
 800d314:	f023 0101 	bic.w	r1, r3, #1
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	689b      	ldr	r3, [r3, #8]
 800d322:	2b08      	cmp	r3, #8
 800d324:	d102      	bne.n	800d32c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800d326:	2340      	movs	r3, #64	; 0x40
 800d328:	617b      	str	r3, [r7, #20]
 800d32a:	e001      	b.n	800d330 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800d32c:	2300      	movs	r3, #0
 800d32e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800d33c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800d342:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800d348:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800d34e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800d354:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800d35a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800d360:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800d366:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800d36c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800d372:	4313      	orrs	r3, r2
 800d374:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	4313      	orrs	r3, r2
 800d37e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d384:	693a      	ldr	r2, [r7, #16]
 800d386:	4313      	orrs	r3, r2
 800d388:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d38e:	693a      	ldr	r2, [r7, #16]
 800d390:	4313      	orrs	r3, r2
 800d392:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d398:	693a      	ldr	r2, [r7, #16]
 800d39a:	4313      	orrs	r3, r2
 800d39c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800d39e:	4b3e      	ldr	r3, [pc, #248]	; (800d498 <FMC_NORSRAM_Init+0x19c>)
 800d3a0:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d3a8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d3b0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800d3b8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800d3c0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	681a      	ldr	r2, [r3, #0]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	43db      	mvns	r3, r3
 800d3d0:	ea02 0103 	and.w	r1, r2, r3
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	681a      	ldr	r2, [r3, #0]
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	4319      	orrs	r1, r3
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d3ea:	d10c      	bne.n	800d406 <FMC_NORSRAM_Init+0x10a>
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d008      	beq.n	800d406 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d400:	431a      	orrs	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d006      	beq.n	800d41c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681a      	ldr	r2, [r3, #0]
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d416:	431a      	orrs	r2, r3
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d422:	2b01      	cmp	r3, #1
 800d424:	d12f      	bne.n	800d486 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6a1b      	ldr	r3, [r3, #32]
 800d42a:	0c1b      	lsrs	r3, r3, #16
 800d42c:	041b      	lsls	r3, r3, #16
 800d42e:	683a      	ldr	r2, [r7, #0]
 800d430:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800d432:	431a      	orrs	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	2b04      	cmp	r3, #4
 800d43e:	d014      	beq.n	800d46a <FMC_NORSRAM_Init+0x16e>
 800d440:	2b04      	cmp	r3, #4
 800d442:	d819      	bhi.n	800d478 <FMC_NORSRAM_Init+0x17c>
 800d444:	2b00      	cmp	r3, #0
 800d446:	d002      	beq.n	800d44e <FMC_NORSRAM_Init+0x152>
 800d448:	2b02      	cmp	r3, #2
 800d44a:	d007      	beq.n	800d45c <FMC_NORSRAM_Init+0x160>
 800d44c:	e014      	b.n	800d478 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6a1b      	ldr	r3, [r3, #32]
 800d452:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	621a      	str	r2, [r3, #32]
        break;
 800d45a:	e015      	b.n	800d488 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6a1b      	ldr	r3, [r3, #32]
 800d460:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	621a      	str	r2, [r3, #32]
        break;
 800d468:	e00e      	b.n	800d488 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6a1b      	ldr	r3, [r3, #32]
 800d46e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	621a      	str	r2, [r3, #32]
        break;
 800d476:	e007      	b.n	800d488 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6a1b      	ldr	r3, [r3, #32]
 800d47c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	621a      	str	r2, [r3, #32]
        break;
 800d484:	e000      	b.n	800d488 <FMC_NORSRAM_Init+0x18c>
    }
  }
 800d486:	bf00      	nop

  return HAL_OK;
 800d488:	2300      	movs	r3, #0
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	371c      	adds	r7, #28
 800d48e:	46bd      	mov	sp, r7
 800d490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d494:	4770      	bx	lr
 800d496:	bf00      	nop
 800d498:	0008fb7f 	.word	0x0008fb7f

0800d49c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800d49c:	b480      	push	{r7}
 800d49e:	b087      	sub	sp, #28
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	1c5a      	adds	r2, r3, #1
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	681a      	ldr	r2, [r3, #0]
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	685b      	ldr	r3, [r3, #4]
 800d4ba:	011b      	lsls	r3, r3, #4
 800d4bc:	431a      	orrs	r2, r3
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	689b      	ldr	r3, [r3, #8]
 800d4c2:	021b      	lsls	r3, r3, #8
 800d4c4:	431a      	orrs	r2, r3
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	68db      	ldr	r3, [r3, #12]
 800d4ca:	079b      	lsls	r3, r3, #30
 800d4cc:	431a      	orrs	r2, r3
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	691b      	ldr	r3, [r3, #16]
 800d4d2:	041b      	lsls	r3, r3, #16
 800d4d4:	431a      	orrs	r2, r3
 800d4d6:	68bb      	ldr	r3, [r7, #8]
 800d4d8:	695b      	ldr	r3, [r3, #20]
 800d4da:	3b01      	subs	r3, #1
 800d4dc:	051b      	lsls	r3, r3, #20
 800d4de:	431a      	orrs	r2, r3
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	699b      	ldr	r3, [r3, #24]
 800d4e4:	3b02      	subs	r3, #2
 800d4e6:	061b      	lsls	r3, r3, #24
 800d4e8:	ea42 0103 	orr.w	r1, r2, r3
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	69db      	ldr	r3, [r3, #28]
 800d4f0:	687a      	ldr	r2, [r7, #4]
 800d4f2:	3201      	adds	r2, #1
 800d4f4:	4319      	orrs	r1, r3
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d504:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d508:	d113      	bne.n	800d532 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	685b      	ldr	r3, [r3, #4]
 800d50e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d512:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	695b      	ldr	r3, [r3, #20]
 800d518:	3b01      	subs	r3, #1
 800d51a:	051b      	lsls	r3, r3, #20
 800d51c:	697a      	ldr	r2, [r7, #20]
 800d51e:	4313      	orrs	r3, r2
 800d520:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	431a      	orrs	r2, r3
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d532:	2300      	movs	r3, #0
}
 800d534:	4618      	mov	r0, r3
 800d536:	371c      	adds	r7, #28
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800d540:	b480      	push	{r7}
 800d542:	b085      	sub	sp, #20
 800d544:	af00      	add	r7, sp, #0
 800d546:	60f8      	str	r0, [r7, #12]
 800d548:	60b9      	str	r1, [r7, #8]
 800d54a:	607a      	str	r2, [r7, #4]
 800d54c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d554:	d121      	bne.n	800d59a <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	687a      	ldr	r2, [r7, #4]
 800d55a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d55e:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	6819      	ldr	r1, [r3, #0]
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	011b      	lsls	r3, r3, #4
 800d56c:	4319      	orrs	r1, r3
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	689b      	ldr	r3, [r3, #8]
 800d572:	021b      	lsls	r3, r3, #8
 800d574:	4319      	orrs	r1, r3
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	68db      	ldr	r3, [r3, #12]
 800d57a:	079b      	lsls	r3, r3, #30
 800d57c:	4319      	orrs	r1, r3
 800d57e:	68bb      	ldr	r3, [r7, #8]
 800d580:	69db      	ldr	r3, [r3, #28]
 800d582:	4319      	orrs	r1, r3
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	691b      	ldr	r3, [r3, #16]
 800d588:	041b      	lsls	r3, r3, #16
 800d58a:	430b      	orrs	r3, r1
 800d58c:	ea42 0103 	orr.w	r1, r2, r3
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d598:	e005      	b.n	800d5a6 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800d5a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800d5a6:	2300      	movs	r3, #0
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3714      	adds	r7, #20
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b2:	4770      	bx	lr

0800d5b4 <LL_GPIO_SetPinMode>:
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b08b      	sub	sp, #44	; 0x2c
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	60b9      	str	r1, [r7, #8]
 800d5be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681a      	ldr	r2, [r3, #0]
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d5c8:	697b      	ldr	r3, [r7, #20]
 800d5ca:	fa93 f3a3 	rbit	r3, r3
 800d5ce:	613b      	str	r3, [r7, #16]
  return result;
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d101      	bne.n	800d5de <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800d5da:	2320      	movs	r3, #32
 800d5dc:	e003      	b.n	800d5e6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800d5de:	69bb      	ldr	r3, [r7, #24]
 800d5e0:	fab3 f383 	clz	r3, r3
 800d5e4:	b2db      	uxtb	r3, r3
 800d5e6:	005b      	lsls	r3, r3, #1
 800d5e8:	2103      	movs	r1, #3
 800d5ea:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ee:	43db      	mvns	r3, r3
 800d5f0:	401a      	ands	r2, r3
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d5f6:	6a3b      	ldr	r3, [r7, #32]
 800d5f8:	fa93 f3a3 	rbit	r3, r3
 800d5fc:	61fb      	str	r3, [r7, #28]
  return result;
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800d608:	2320      	movs	r3, #32
 800d60a:	e003      	b.n	800d614 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800d60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d60e:	fab3 f383 	clz	r3, r3
 800d612:	b2db      	uxtb	r3, r3
 800d614:	005b      	lsls	r3, r3, #1
 800d616:	6879      	ldr	r1, [r7, #4]
 800d618:	fa01 f303 	lsl.w	r3, r1, r3
 800d61c:	431a      	orrs	r2, r3
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	601a      	str	r2, [r3, #0]
}
 800d622:	bf00      	nop
 800d624:	372c      	adds	r7, #44	; 0x2c
 800d626:	46bd      	mov	sp, r7
 800d628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62c:	4770      	bx	lr

0800d62e <LL_GPIO_SetPinOutputType>:
{
 800d62e:	b480      	push	{r7}
 800d630:	b085      	sub	sp, #20
 800d632:	af00      	add	r7, sp, #0
 800d634:	60f8      	str	r0, [r7, #12]
 800d636:	60b9      	str	r1, [r7, #8]
 800d638:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	685a      	ldr	r2, [r3, #4]
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	43db      	mvns	r3, r3
 800d642:	401a      	ands	r2, r3
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	6879      	ldr	r1, [r7, #4]
 800d648:	fb01 f303 	mul.w	r3, r1, r3
 800d64c:	431a      	orrs	r2, r3
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	605a      	str	r2, [r3, #4]
}
 800d652:	bf00      	nop
 800d654:	3714      	adds	r7, #20
 800d656:	46bd      	mov	sp, r7
 800d658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65c:	4770      	bx	lr

0800d65e <LL_GPIO_SetPinSpeed>:
{
 800d65e:	b480      	push	{r7}
 800d660:	b08b      	sub	sp, #44	; 0x2c
 800d662:	af00      	add	r7, sp, #0
 800d664:	60f8      	str	r0, [r7, #12]
 800d666:	60b9      	str	r1, [r7, #8]
 800d668:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	689a      	ldr	r2, [r3, #8]
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	fa93 f3a3 	rbit	r3, r3
 800d678:	613b      	str	r3, [r7, #16]
  return result;
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d101      	bne.n	800d688 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800d684:	2320      	movs	r3, #32
 800d686:	e003      	b.n	800d690 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800d688:	69bb      	ldr	r3, [r7, #24]
 800d68a:	fab3 f383 	clz	r3, r3
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	005b      	lsls	r3, r3, #1
 800d692:	2103      	movs	r1, #3
 800d694:	fa01 f303 	lsl.w	r3, r1, r3
 800d698:	43db      	mvns	r3, r3
 800d69a:	401a      	ands	r2, r3
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d6a0:	6a3b      	ldr	r3, [r7, #32]
 800d6a2:	fa93 f3a3 	rbit	r3, r3
 800d6a6:	61fb      	str	r3, [r7, #28]
  return result;
 800d6a8:	69fb      	ldr	r3, [r7, #28]
 800d6aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d101      	bne.n	800d6b6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800d6b2:	2320      	movs	r3, #32
 800d6b4:	e003      	b.n	800d6be <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800d6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b8:	fab3 f383 	clz	r3, r3
 800d6bc:	b2db      	uxtb	r3, r3
 800d6be:	005b      	lsls	r3, r3, #1
 800d6c0:	6879      	ldr	r1, [r7, #4]
 800d6c2:	fa01 f303 	lsl.w	r3, r1, r3
 800d6c6:	431a      	orrs	r2, r3
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	609a      	str	r2, [r3, #8]
}
 800d6cc:	bf00      	nop
 800d6ce:	372c      	adds	r7, #44	; 0x2c
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d6:	4770      	bx	lr

0800d6d8 <LL_GPIO_SetPinPull>:
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b08b      	sub	sp, #44	; 0x2c
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	68da      	ldr	r2, [r3, #12]
 800d6e8:	68bb      	ldr	r3, [r7, #8]
 800d6ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	fa93 f3a3 	rbit	r3, r3
 800d6f2:	613b      	str	r3, [r7, #16]
  return result;
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d6f8:	69bb      	ldr	r3, [r7, #24]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d101      	bne.n	800d702 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800d6fe:	2320      	movs	r3, #32
 800d700:	e003      	b.n	800d70a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800d702:	69bb      	ldr	r3, [r7, #24]
 800d704:	fab3 f383 	clz	r3, r3
 800d708:	b2db      	uxtb	r3, r3
 800d70a:	005b      	lsls	r3, r3, #1
 800d70c:	2103      	movs	r1, #3
 800d70e:	fa01 f303 	lsl.w	r3, r1, r3
 800d712:	43db      	mvns	r3, r3
 800d714:	401a      	ands	r2, r3
 800d716:	68bb      	ldr	r3, [r7, #8]
 800d718:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d71a:	6a3b      	ldr	r3, [r7, #32]
 800d71c:	fa93 f3a3 	rbit	r3, r3
 800d720:	61fb      	str	r3, [r7, #28]
  return result;
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d101      	bne.n	800d730 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800d72c:	2320      	movs	r3, #32
 800d72e:	e003      	b.n	800d738 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800d730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d732:	fab3 f383 	clz	r3, r3
 800d736:	b2db      	uxtb	r3, r3
 800d738:	005b      	lsls	r3, r3, #1
 800d73a:	6879      	ldr	r1, [r7, #4]
 800d73c:	fa01 f303 	lsl.w	r3, r1, r3
 800d740:	431a      	orrs	r2, r3
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	60da      	str	r2, [r3, #12]
}
 800d746:	bf00      	nop
 800d748:	372c      	adds	r7, #44	; 0x2c
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr

0800d752 <LL_GPIO_SetAFPin_0_7>:
{
 800d752:	b480      	push	{r7}
 800d754:	b08b      	sub	sp, #44	; 0x2c
 800d756:	af00      	add	r7, sp, #0
 800d758:	60f8      	str	r0, [r7, #12]
 800d75a:	60b9      	str	r1, [r7, #8]
 800d75c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	6a1a      	ldr	r2, [r3, #32]
 800d762:	68bb      	ldr	r3, [r7, #8]
 800d764:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	fa93 f3a3 	rbit	r3, r3
 800d76c:	613b      	str	r3, [r7, #16]
  return result;
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d772:	69bb      	ldr	r3, [r7, #24]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d101      	bne.n	800d77c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800d778:	2320      	movs	r3, #32
 800d77a:	e003      	b.n	800d784 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800d77c:	69bb      	ldr	r3, [r7, #24]
 800d77e:	fab3 f383 	clz	r3, r3
 800d782:	b2db      	uxtb	r3, r3
 800d784:	009b      	lsls	r3, r3, #2
 800d786:	210f      	movs	r1, #15
 800d788:	fa01 f303 	lsl.w	r3, r1, r3
 800d78c:	43db      	mvns	r3, r3
 800d78e:	401a      	ands	r2, r3
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d794:	6a3b      	ldr	r3, [r7, #32]
 800d796:	fa93 f3a3 	rbit	r3, r3
 800d79a:	61fb      	str	r3, [r7, #28]
  return result;
 800d79c:	69fb      	ldr	r3, [r7, #28]
 800d79e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d7a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d101      	bne.n	800d7aa <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800d7a6:	2320      	movs	r3, #32
 800d7a8:	e003      	b.n	800d7b2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800d7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ac:	fab3 f383 	clz	r3, r3
 800d7b0:	b2db      	uxtb	r3, r3
 800d7b2:	009b      	lsls	r3, r3, #2
 800d7b4:	6879      	ldr	r1, [r7, #4]
 800d7b6:	fa01 f303 	lsl.w	r3, r1, r3
 800d7ba:	431a      	orrs	r2, r3
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	621a      	str	r2, [r3, #32]
}
 800d7c0:	bf00      	nop
 800d7c2:	372c      	adds	r7, #44	; 0x2c
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <LL_GPIO_SetAFPin_8_15>:
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b08b      	sub	sp, #44	; 0x2c
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	60b9      	str	r1, [r7, #8]
 800d7d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	0a1b      	lsrs	r3, r3, #8
 800d7e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	fa93 f3a3 	rbit	r3, r3
 800d7e8:	613b      	str	r3, [r7, #16]
  return result;
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d7ee:	69bb      	ldr	r3, [r7, #24]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d101      	bne.n	800d7f8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800d7f4:	2320      	movs	r3, #32
 800d7f6:	e003      	b.n	800d800 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800d7f8:	69bb      	ldr	r3, [r7, #24]
 800d7fa:	fab3 f383 	clz	r3, r3
 800d7fe:	b2db      	uxtb	r3, r3
 800d800:	009b      	lsls	r3, r3, #2
 800d802:	210f      	movs	r1, #15
 800d804:	fa01 f303 	lsl.w	r3, r1, r3
 800d808:	43db      	mvns	r3, r3
 800d80a:	401a      	ands	r2, r3
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	0a1b      	lsrs	r3, r3, #8
 800d810:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d812:	6a3b      	ldr	r3, [r7, #32]
 800d814:	fa93 f3a3 	rbit	r3, r3
 800d818:	61fb      	str	r3, [r7, #28]
  return result;
 800d81a:	69fb      	ldr	r3, [r7, #28]
 800d81c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d820:	2b00      	cmp	r3, #0
 800d822:	d101      	bne.n	800d828 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800d824:	2320      	movs	r3, #32
 800d826:	e003      	b.n	800d830 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800d828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d82a:	fab3 f383 	clz	r3, r3
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	009b      	lsls	r3, r3, #2
 800d832:	6879      	ldr	r1, [r7, #4]
 800d834:	fa01 f303 	lsl.w	r3, r1, r3
 800d838:	431a      	orrs	r2, r3
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800d83e:	bf00      	nop
 800d840:	372c      	adds	r7, #44	; 0x2c
 800d842:	46bd      	mov	sp, r7
 800d844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d848:	4770      	bx	lr

0800d84a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d84a:	b580      	push	{r7, lr}
 800d84c:	b088      	sub	sp, #32
 800d84e:	af00      	add	r7, sp, #0
 800d850:	6078      	str	r0, [r7, #4]
 800d852:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	fa93 f3a3 	rbit	r3, r3
 800d860:	60fb      	str	r3, [r7, #12]
  return result;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d101      	bne.n	800d870 <LL_GPIO_Init+0x26>
    return 32U;
 800d86c:	2320      	movs	r3, #32
 800d86e:	e003      	b.n	800d878 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	fab3 f383 	clz	r3, r3
 800d876:	b2db      	uxtb	r3, r3
 800d878:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d87a:	e048      	b.n	800d90e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	681a      	ldr	r2, [r3, #0]
 800d880:	2101      	movs	r1, #1
 800d882:	69fb      	ldr	r3, [r7, #28]
 800d884:	fa01 f303 	lsl.w	r3, r1, r3
 800d888:	4013      	ands	r3, r2
 800d88a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800d88c:	69bb      	ldr	r3, [r7, #24]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d03a      	beq.n	800d908 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	685b      	ldr	r3, [r3, #4]
 800d896:	2b01      	cmp	r3, #1
 800d898:	d003      	beq.n	800d8a2 <LL_GPIO_Init+0x58>
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	685b      	ldr	r3, [r3, #4]
 800d89e:	2b02      	cmp	r3, #2
 800d8a0:	d10e      	bne.n	800d8c0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	689b      	ldr	r3, [r3, #8]
 800d8a6:	461a      	mov	r2, r3
 800d8a8:	69b9      	ldr	r1, [r7, #24]
 800d8aa:	6878      	ldr	r0, [r7, #4]
 800d8ac:	f7ff fed7 	bl	800d65e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	6819      	ldr	r1, [r3, #0]
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	68db      	ldr	r3, [r3, #12]
 800d8b8:	461a      	mov	r2, r3
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f7ff feb7 	bl	800d62e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	691b      	ldr	r3, [r3, #16]
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	69b9      	ldr	r1, [r7, #24]
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f7ff ff05 	bl	800d6d8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	685b      	ldr	r3, [r3, #4]
 800d8d2:	2b02      	cmp	r3, #2
 800d8d4:	d111      	bne.n	800d8fa <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d8d6:	69bb      	ldr	r3, [r7, #24]
 800d8d8:	2bff      	cmp	r3, #255	; 0xff
 800d8da:	d807      	bhi.n	800d8ec <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	695b      	ldr	r3, [r3, #20]
 800d8e0:	461a      	mov	r2, r3
 800d8e2:	69b9      	ldr	r1, [r7, #24]
 800d8e4:	6878      	ldr	r0, [r7, #4]
 800d8e6:	f7ff ff34 	bl	800d752 <LL_GPIO_SetAFPin_0_7>
 800d8ea:	e006      	b.n	800d8fa <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	695b      	ldr	r3, [r3, #20]
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	69b9      	ldr	r1, [r7, #24]
 800d8f4:	6878      	ldr	r0, [r7, #4]
 800d8f6:	f7ff ff69 	bl	800d7cc <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	685b      	ldr	r3, [r3, #4]
 800d8fe:	461a      	mov	r2, r3
 800d900:	69b9      	ldr	r1, [r7, #24]
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f7ff fe56 	bl	800d5b4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d908:	69fb      	ldr	r3, [r7, #28]
 800d90a:	3301      	adds	r3, #1
 800d90c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	681a      	ldr	r2, [r3, #0]
 800d912:	69fb      	ldr	r3, [r7, #28]
 800d914:	fa22 f303 	lsr.w	r3, r2, r3
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d1af      	bne.n	800d87c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800d91c:	2300      	movs	r3, #0
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3720      	adds	r7, #32
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
	...

0800d928 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800d928:	b480      	push	{r7}
 800d92a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800d92c:	4b07      	ldr	r3, [pc, #28]	; (800d94c <LL_RCC_HSI_IsReady+0x24>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d938:	d101      	bne.n	800d93e <LL_RCC_HSI_IsReady+0x16>
 800d93a:	2301      	movs	r3, #1
 800d93c:	e000      	b.n	800d940 <LL_RCC_HSI_IsReady+0x18>
 800d93e:	2300      	movs	r3, #0
}
 800d940:	4618      	mov	r0, r3
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	40021000 	.word	0x40021000

0800d950 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800d950:	b480      	push	{r7}
 800d952:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800d954:	4b07      	ldr	r3, [pc, #28]	; (800d974 <LL_RCC_LSE_IsReady+0x24>)
 800d956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d95a:	f003 0302 	and.w	r3, r3, #2
 800d95e:	2b02      	cmp	r3, #2
 800d960:	d101      	bne.n	800d966 <LL_RCC_LSE_IsReady+0x16>
 800d962:	2301      	movs	r3, #1
 800d964:	e000      	b.n	800d968 <LL_RCC_LSE_IsReady+0x18>
 800d966:	2300      	movs	r3, #0
}
 800d968:	4618      	mov	r0, r3
 800d96a:	46bd      	mov	sp, r7
 800d96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d970:	4770      	bx	lr
 800d972:	bf00      	nop
 800d974:	40021000 	.word	0x40021000

0800d978 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800d978:	b480      	push	{r7}
 800d97a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800d97c:	4b04      	ldr	r3, [pc, #16]	; (800d990 <LL_RCC_GetSysClkSource+0x18>)
 800d97e:	689b      	ldr	r3, [r3, #8]
 800d980:	f003 030c 	and.w	r3, r3, #12
}
 800d984:	4618      	mov	r0, r3
 800d986:	46bd      	mov	sp, r7
 800d988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98c:	4770      	bx	lr
 800d98e:	bf00      	nop
 800d990:	40021000 	.word	0x40021000

0800d994 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800d994:	b480      	push	{r7}
 800d996:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800d998:	4b04      	ldr	r3, [pc, #16]	; (800d9ac <LL_RCC_GetAHBPrescaler+0x18>)
 800d99a:	689b      	ldr	r3, [r3, #8]
 800d99c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr
 800d9aa:	bf00      	nop
 800d9ac:	40021000 	.word	0x40021000

0800d9b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800d9b0:	b480      	push	{r7}
 800d9b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800d9b4:	4b04      	ldr	r3, [pc, #16]	; (800d9c8 <LL_RCC_GetAPB1Prescaler+0x18>)
 800d9b6:	689b      	ldr	r3, [r3, #8]
 800d9b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c4:	4770      	bx	lr
 800d9c6:	bf00      	nop
 800d9c8:	40021000 	.word	0x40021000

0800d9cc <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800d9cc:	b480      	push	{r7}
 800d9ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800d9d0:	4b04      	ldr	r3, [pc, #16]	; (800d9e4 <LL_RCC_GetAPB2Prescaler+0x18>)
 800d9d2:	689b      	ldr	r3, [r3, #8]
 800d9d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr
 800d9e2:	bf00      	nop
 800d9e4:	40021000 	.word	0x40021000

0800d9e8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800d9f0:	4b06      	ldr	r3, [pc, #24]	; (800da0c <LL_RCC_GetUSARTClockSource+0x24>)
 800d9f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	401a      	ands	r2, r3
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	041b      	lsls	r3, r3, #16
 800d9fe:	4313      	orrs	r3, r2
}
 800da00:	4618      	mov	r0, r3
 800da02:	370c      	adds	r7, #12
 800da04:	46bd      	mov	sp, r7
 800da06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0a:	4770      	bx	lr
 800da0c:	40021000 	.word	0x40021000

0800da10 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 800da10:	b480      	push	{r7}
 800da12:	b083      	sub	sp, #12
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800da18:	4b06      	ldr	r3, [pc, #24]	; (800da34 <LL_RCC_GetUARTClockSource+0x24>)
 800da1a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	401a      	ands	r2, r3
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	041b      	lsls	r3, r3, #16
 800da26:	4313      	orrs	r3, r2
}
 800da28:	4618      	mov	r0, r3
 800da2a:	370c      	adds	r7, #12
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr
 800da34:	40021000 	.word	0x40021000

0800da38 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800da38:	b480      	push	{r7}
 800da3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800da3c:	4b04      	ldr	r3, [pc, #16]	; (800da50 <LL_RCC_PLL_GetMainSource+0x18>)
 800da3e:	68db      	ldr	r3, [r3, #12]
 800da40:	f003 0303 	and.w	r3, r3, #3
}
 800da44:	4618      	mov	r0, r3
 800da46:	46bd      	mov	sp, r7
 800da48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4c:	4770      	bx	lr
 800da4e:	bf00      	nop
 800da50:	40021000 	.word	0x40021000

0800da54 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800da54:	b480      	push	{r7}
 800da56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800da58:	4b04      	ldr	r3, [pc, #16]	; (800da6c <LL_RCC_PLL_GetN+0x18>)
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	0a1b      	lsrs	r3, r3, #8
 800da5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800da62:	4618      	mov	r0, r3
 800da64:	46bd      	mov	sp, r7
 800da66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6a:	4770      	bx	lr
 800da6c:	40021000 	.word	0x40021000

0800da70 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800da70:	b480      	push	{r7}
 800da72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800da74:	4b04      	ldr	r3, [pc, #16]	; (800da88 <LL_RCC_PLL_GetR+0x18>)
 800da76:	68db      	ldr	r3, [r3, #12]
 800da78:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	46bd      	mov	sp, r7
 800da80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da84:	4770      	bx	lr
 800da86:	bf00      	nop
 800da88:	40021000 	.word	0x40021000

0800da8c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800da8c:	b480      	push	{r7}
 800da8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800da90:	4b04      	ldr	r3, [pc, #16]	; (800daa4 <LL_RCC_PLL_GetDivider+0x18>)
 800da92:	68db      	ldr	r3, [r3, #12]
 800da94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800da98:	4618      	mov	r0, r3
 800da9a:	46bd      	mov	sp, r7
 800da9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa0:	4770      	bx	lr
 800daa2:	bf00      	nop
 800daa4:	40021000 	.word	0x40021000

0800daa8 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b084      	sub	sp, #16
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800dab0:	2300      	movs	r3, #0
 800dab2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2b03      	cmp	r3, #3
 800dab8:	d132      	bne.n	800db20 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f7ff ff94 	bl	800d9e8 <LL_RCC_GetUSARTClockSource>
 800dac0:	4603      	mov	r3, r0
 800dac2:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800dac6:	d016      	beq.n	800daf6 <LL_RCC_GetUSARTClockFreq+0x4e>
 800dac8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800dacc:	d81c      	bhi.n	800db08 <LL_RCC_GetUSARTClockFreq+0x60>
 800dace:	4a52      	ldr	r2, [pc, #328]	; (800dc18 <LL_RCC_GetUSARTClockFreq+0x170>)
 800dad0:	4293      	cmp	r3, r2
 800dad2:	d003      	beq.n	800dadc <LL_RCC_GetUSARTClockFreq+0x34>
 800dad4:	4a51      	ldr	r2, [pc, #324]	; (800dc1c <LL_RCC_GetUSARTClockFreq+0x174>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d004      	beq.n	800dae4 <LL_RCC_GetUSARTClockFreq+0x3c>
 800dada:	e015      	b.n	800db08 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800dadc:	f000 f934 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dae0:	60f8      	str	r0, [r7, #12]
        break;
 800dae2:	e094      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800dae4:	f7ff ff20 	bl	800d928 <LL_RCC_HSI_IsReady>
 800dae8:	4603      	mov	r3, r0
 800daea:	2b00      	cmp	r3, #0
 800daec:	f000 8082 	beq.w	800dbf4 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800daf0:	4b4b      	ldr	r3, [pc, #300]	; (800dc20 <LL_RCC_GetUSARTClockFreq+0x178>)
 800daf2:	60fb      	str	r3, [r7, #12]
        }
        break;
 800daf4:	e07e      	b.n	800dbf4 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800daf6:	f7ff ff2b 	bl	800d950 <LL_RCC_LSE_IsReady>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d07b      	beq.n	800dbf8 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800db00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800db04:	60fb      	str	r3, [r7, #12]
        }
        break;
 800db06:	e077      	b.n	800dbf8 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800db08:	f000 f91e 	bl	800dd48 <RCC_GetSystemClockFreq>
 800db0c:	4603      	mov	r3, r0
 800db0e:	4618      	mov	r0, r3
 800db10:	f000 f940 	bl	800dd94 <RCC_GetHCLKClockFreq>
 800db14:	4603      	mov	r3, r0
 800db16:	4618      	mov	r0, r3
 800db18:	f000 f96a 	bl	800ddf0 <RCC_GetPCLK2ClockFreq>
 800db1c:	60f8      	str	r0, [r7, #12]
        break;
 800db1e:	e076      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2b0c      	cmp	r3, #12
 800db24:	d131      	bne.n	800db8a <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f7ff ff5e 	bl	800d9e8 <LL_RCC_GetUSARTClockSource>
 800db2c:	4603      	mov	r3, r0
 800db2e:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800db32:	d015      	beq.n	800db60 <LL_RCC_GetUSARTClockFreq+0xb8>
 800db34:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800db38:	d81b      	bhi.n	800db72 <LL_RCC_GetUSARTClockFreq+0xca>
 800db3a:	4a3a      	ldr	r2, [pc, #232]	; (800dc24 <LL_RCC_GetUSARTClockFreq+0x17c>)
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d003      	beq.n	800db48 <LL_RCC_GetUSARTClockFreq+0xa0>
 800db40:	4a39      	ldr	r2, [pc, #228]	; (800dc28 <LL_RCC_GetUSARTClockFreq+0x180>)
 800db42:	4293      	cmp	r3, r2
 800db44:	d004      	beq.n	800db50 <LL_RCC_GetUSARTClockFreq+0xa8>
 800db46:	e014      	b.n	800db72 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800db48:	f000 f8fe 	bl	800dd48 <RCC_GetSystemClockFreq>
 800db4c:	60f8      	str	r0, [r7, #12]
        break;
 800db4e:	e05e      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800db50:	f7ff feea 	bl	800d928 <LL_RCC_HSI_IsReady>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d050      	beq.n	800dbfc <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 800db5a:	4b31      	ldr	r3, [pc, #196]	; (800dc20 <LL_RCC_GetUSARTClockFreq+0x178>)
 800db5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800db5e:	e04d      	b.n	800dbfc <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800db60:	f7ff fef6 	bl	800d950 <LL_RCC_LSE_IsReady>
 800db64:	4603      	mov	r3, r0
 800db66:	2b00      	cmp	r3, #0
 800db68:	d04a      	beq.n	800dc00 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 800db6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800db6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800db70:	e046      	b.n	800dc00 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800db72:	f000 f8e9 	bl	800dd48 <RCC_GetSystemClockFreq>
 800db76:	4603      	mov	r3, r0
 800db78:	4618      	mov	r0, r3
 800db7a:	f000 f90b 	bl	800dd94 <RCC_GetHCLKClockFreq>
 800db7e:	4603      	mov	r3, r0
 800db80:	4618      	mov	r0, r3
 800db82:	f000 f91f 	bl	800ddc4 <RCC_GetPCLK1ClockFreq>
 800db86:	60f8      	str	r0, [r7, #12]
        break;
 800db88:	e041      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2b30      	cmp	r3, #48	; 0x30
 800db8e:	d139      	bne.n	800dc04 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f7ff ff29 	bl	800d9e8 <LL_RCC_GetUSARTClockSource>
 800db96:	4603      	mov	r3, r0
 800db98:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800db9c:	d015      	beq.n	800dbca <LL_RCC_GetUSARTClockFreq+0x122>
 800db9e:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800dba2:	d81b      	bhi.n	800dbdc <LL_RCC_GetUSARTClockFreq+0x134>
 800dba4:	4a21      	ldr	r2, [pc, #132]	; (800dc2c <LL_RCC_GetUSARTClockFreq+0x184>)
 800dba6:	4293      	cmp	r3, r2
 800dba8:	d003      	beq.n	800dbb2 <LL_RCC_GetUSARTClockFreq+0x10a>
 800dbaa:	4a21      	ldr	r2, [pc, #132]	; (800dc30 <LL_RCC_GetUSARTClockFreq+0x188>)
 800dbac:	4293      	cmp	r3, r2
 800dbae:	d004      	beq.n	800dbba <LL_RCC_GetUSARTClockFreq+0x112>
 800dbb0:	e014      	b.n	800dbdc <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800dbb2:	f000 f8c9 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dbb6:	60f8      	str	r0, [r7, #12]
          break;
 800dbb8:	e029      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800dbba:	f7ff feb5 	bl	800d928 <LL_RCC_HSI_IsReady>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d021      	beq.n	800dc08 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 800dbc4:	4b16      	ldr	r3, [pc, #88]	; (800dc20 <LL_RCC_GetUSARTClockFreq+0x178>)
 800dbc6:	60fb      	str	r3, [r7, #12]
          }
          break;
 800dbc8:	e01e      	b.n	800dc08 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800dbca:	f7ff fec1 	bl	800d950 <LL_RCC_LSE_IsReady>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d01b      	beq.n	800dc0c <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 800dbd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dbd8:	60fb      	str	r3, [r7, #12]
          }
          break;
 800dbda:	e017      	b.n	800dc0c <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800dbdc:	f000 f8b4 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f000 f8d6 	bl	800dd94 <RCC_GetHCLKClockFreq>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	4618      	mov	r0, r3
 800dbec:	f000 f8ea 	bl	800ddc4 <RCC_GetPCLK1ClockFreq>
 800dbf0:	60f8      	str	r0, [r7, #12]
          break;
 800dbf2:	e00c      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800dbf4:	bf00      	nop
 800dbf6:	e00a      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800dbf8:	bf00      	nop
 800dbfa:	e008      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800dbfc:	bf00      	nop
 800dbfe:	e006      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800dc00:	bf00      	nop
 800dc02:	e004      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 800dc04:	bf00      	nop
 800dc06:	e002      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800dc08:	bf00      	nop
 800dc0a:	e000      	b.n	800dc0e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800dc0c:	bf00      	nop
  }
  return usart_frequency;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3710      	adds	r7, #16
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}
 800dc18:	00030001 	.word	0x00030001
 800dc1c:	00030002 	.word	0x00030002
 800dc20:	00f42400 	.word	0x00f42400
 800dc24:	000c0004 	.word	0x000c0004
 800dc28:	000c0008 	.word	0x000c0008
 800dc2c:	00300010 	.word	0x00300010
 800dc30:	00300020 	.word	0x00300020

0800dc34 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2bc0      	cmp	r3, #192	; 0xc0
 800dc44:	d131      	bne.n	800dcaa <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f7ff fee2 	bl	800da10 <LL_RCC_GetUARTClockSource>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800dc52:	d015      	beq.n	800dc80 <LL_RCC_GetUARTClockFreq+0x4c>
 800dc54:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800dc58:	d81b      	bhi.n	800dc92 <LL_RCC_GetUARTClockFreq+0x5e>
 800dc5a:	4a36      	ldr	r2, [pc, #216]	; (800dd34 <LL_RCC_GetUARTClockFreq+0x100>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d003      	beq.n	800dc68 <LL_RCC_GetUARTClockFreq+0x34>
 800dc60:	4a35      	ldr	r2, [pc, #212]	; (800dd38 <LL_RCC_GetUARTClockFreq+0x104>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d004      	beq.n	800dc70 <LL_RCC_GetUARTClockFreq+0x3c>
 800dc66:	e014      	b.n	800dc92 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800dc68:	f000 f86e 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dc6c:	60f8      	str	r0, [r7, #12]
        break;
 800dc6e:	e021      	b.n	800dcb4 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800dc70:	f7ff fe5a 	bl	800d928 <LL_RCC_HSI_IsReady>
 800dc74:	4603      	mov	r3, r0
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d019      	beq.n	800dcae <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 800dc7a:	4b30      	ldr	r3, [pc, #192]	; (800dd3c <LL_RCC_GetUARTClockFreq+0x108>)
 800dc7c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800dc7e:	e016      	b.n	800dcae <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800dc80:	f7ff fe66 	bl	800d950 <LL_RCC_LSE_IsReady>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d013      	beq.n	800dcb2 <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 800dc8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dc8e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800dc90:	e00f      	b.n	800dcb2 <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800dc92:	f000 f859 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dc96:	4603      	mov	r3, r0
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f000 f87b 	bl	800dd94 <RCC_GetHCLKClockFreq>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	4618      	mov	r0, r3
 800dca2:	f000 f88f 	bl	800ddc4 <RCC_GetPCLK1ClockFreq>
 800dca6:	60f8      	str	r0, [r7, #12]
        break;
 800dca8:	e004      	b.n	800dcb4 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 800dcaa:	bf00      	nop
 800dcac:	e002      	b.n	800dcb4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800dcae:	bf00      	nop
 800dcb0:	e000      	b.n	800dcb4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800dcb2:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dcba:	d131      	bne.n	800dd20 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800dcbc:	6878      	ldr	r0, [r7, #4]
 800dcbe:	f7ff fea7 	bl	800da10 <LL_RCC_GetUARTClockSource>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800dcc8:	d015      	beq.n	800dcf6 <LL_RCC_GetUARTClockFreq+0xc2>
 800dcca:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800dcce:	d81b      	bhi.n	800dd08 <LL_RCC_GetUARTClockFreq+0xd4>
 800dcd0:	4a1b      	ldr	r2, [pc, #108]	; (800dd40 <LL_RCC_GetUARTClockFreq+0x10c>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d003      	beq.n	800dcde <LL_RCC_GetUARTClockFreq+0xaa>
 800dcd6:	4a1b      	ldr	r2, [pc, #108]	; (800dd44 <LL_RCC_GetUARTClockFreq+0x110>)
 800dcd8:	4293      	cmp	r3, r2
 800dcda:	d004      	beq.n	800dce6 <LL_RCC_GetUARTClockFreq+0xb2>
 800dcdc:	e014      	b.n	800dd08 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800dcde:	f000 f833 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dce2:	60f8      	str	r0, [r7, #12]
        break;
 800dce4:	e021      	b.n	800dd2a <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800dce6:	f7ff fe1f 	bl	800d928 <LL_RCC_HSI_IsReady>
 800dcea:	4603      	mov	r3, r0
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d019      	beq.n	800dd24 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 800dcf0:	4b12      	ldr	r3, [pc, #72]	; (800dd3c <LL_RCC_GetUARTClockFreq+0x108>)
 800dcf2:	60fb      	str	r3, [r7, #12]
        }
        break;
 800dcf4:	e016      	b.n	800dd24 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800dcf6:	f7ff fe2b 	bl	800d950 <LL_RCC_LSE_IsReady>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d013      	beq.n	800dd28 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 800dd00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd04:	60fb      	str	r3, [r7, #12]
        }
        break;
 800dd06:	e00f      	b.n	800dd28 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800dd08:	f000 f81e 	bl	800dd48 <RCC_GetSystemClockFreq>
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f000 f840 	bl	800dd94 <RCC_GetHCLKClockFreq>
 800dd14:	4603      	mov	r3, r0
 800dd16:	4618      	mov	r0, r3
 800dd18:	f000 f854 	bl	800ddc4 <RCC_GetPCLK1ClockFreq>
 800dd1c:	60f8      	str	r0, [r7, #12]
        break;
 800dd1e:	e004      	b.n	800dd2a <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 800dd20:	bf00      	nop
 800dd22:	e002      	b.n	800dd2a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800dd24:	bf00      	nop
 800dd26:	e000      	b.n	800dd2a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 800dd28:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3710      	adds	r7, #16
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	00c00040 	.word	0x00c00040
 800dd38:	00c00080 	.word	0x00c00080
 800dd3c:	00f42400 	.word	0x00f42400
 800dd40:	03000100 	.word	0x03000100
 800dd44:	03000200 	.word	0x03000200

0800dd48 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b082      	sub	sp, #8
 800dd4c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800dd4e:	f7ff fe13 	bl	800d978 <LL_RCC_GetSysClkSource>
 800dd52:	4603      	mov	r3, r0
 800dd54:	2b0c      	cmp	r3, #12
 800dd56:	d00c      	beq.n	800dd72 <RCC_GetSystemClockFreq+0x2a>
 800dd58:	2b0c      	cmp	r3, #12
 800dd5a:	d80e      	bhi.n	800dd7a <RCC_GetSystemClockFreq+0x32>
 800dd5c:	2b04      	cmp	r3, #4
 800dd5e:	d002      	beq.n	800dd66 <RCC_GetSystemClockFreq+0x1e>
 800dd60:	2b08      	cmp	r3, #8
 800dd62:	d003      	beq.n	800dd6c <RCC_GetSystemClockFreq+0x24>
 800dd64:	e009      	b.n	800dd7a <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800dd66:	4b09      	ldr	r3, [pc, #36]	; (800dd8c <RCC_GetSystemClockFreq+0x44>)
 800dd68:	607b      	str	r3, [r7, #4]
      break;
 800dd6a:	e009      	b.n	800dd80 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800dd6c:	4b08      	ldr	r3, [pc, #32]	; (800dd90 <RCC_GetSystemClockFreq+0x48>)
 800dd6e:	607b      	str	r3, [r7, #4]
      break;
 800dd70:	e006      	b.n	800dd80 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800dd72:	f000 f853 	bl	800de1c <RCC_PLL_GetFreqDomain_SYS>
 800dd76:	6078      	str	r0, [r7, #4]
      break;
 800dd78:	e002      	b.n	800dd80 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 800dd7a:	4b04      	ldr	r3, [pc, #16]	; (800dd8c <RCC_GetSystemClockFreq+0x44>)
 800dd7c:	607b      	str	r3, [r7, #4]
      break;
 800dd7e:	bf00      	nop
  }

  return frequency;
 800dd80:	687b      	ldr	r3, [r7, #4]
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	3708      	adds	r7, #8
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	00f42400 	.word	0x00f42400
 800dd90:	007a1200 	.word	0x007a1200

0800dd94 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800dd9c:	f7ff fdfa 	bl	800d994 <LL_RCC_GetAHBPrescaler>
 800dda0:	4603      	mov	r3, r0
 800dda2:	091b      	lsrs	r3, r3, #4
 800dda4:	f003 030f 	and.w	r3, r3, #15
 800dda8:	4a05      	ldr	r2, [pc, #20]	; (800ddc0 <RCC_GetHCLKClockFreq+0x2c>)
 800ddaa:	5cd3      	ldrb	r3, [r2, r3]
 800ddac:	f003 031f 	and.w	r3, r3, #31
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	08019224 	.word	0x08019224

0800ddc4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b082      	sub	sp, #8
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800ddcc:	f7ff fdf0 	bl	800d9b0 <LL_RCC_GetAPB1Prescaler>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	0a1b      	lsrs	r3, r3, #8
 800ddd4:	4a05      	ldr	r2, [pc, #20]	; (800ddec <RCC_GetPCLK1ClockFreq+0x28>)
 800ddd6:	5cd3      	ldrb	r3, [r2, r3]
 800ddd8:	f003 031f 	and.w	r3, r3, #31
 800dddc:	687a      	ldr	r2, [r7, #4]
 800ddde:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dde2:	4618      	mov	r0, r3
 800dde4:	3708      	adds	r7, #8
 800dde6:	46bd      	mov	sp, r7
 800dde8:	bd80      	pop	{r7, pc}
 800ddea:	bf00      	nop
 800ddec:	08019234 	.word	0x08019234

0800ddf0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b082      	sub	sp, #8
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800ddf8:	f7ff fde8 	bl	800d9cc <LL_RCC_GetAPB2Prescaler>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	0adb      	lsrs	r3, r3, #11
 800de00:	4a05      	ldr	r2, [pc, #20]	; (800de18 <RCC_GetPCLK2ClockFreq+0x28>)
 800de02:	5cd3      	ldrb	r3, [r2, r3]
 800de04:	f003 031f 	and.w	r3, r3, #31
 800de08:	687a      	ldr	r2, [r7, #4]
 800de0a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3708      	adds	r7, #8
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}
 800de16:	bf00      	nop
 800de18:	08019234 	.word	0x08019234

0800de1c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800de1c:	b590      	push	{r4, r7, lr}
 800de1e:	b083      	sub	sp, #12
 800de20:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800de22:	f7ff fe09 	bl	800da38 <LL_RCC_PLL_GetMainSource>
 800de26:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	2b02      	cmp	r3, #2
 800de2c:	d003      	beq.n	800de36 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	2b03      	cmp	r3, #3
 800de32:	d003      	beq.n	800de3c <RCC_PLL_GetFreqDomain_SYS+0x20>
 800de34:	e005      	b.n	800de42 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800de36:	4b11      	ldr	r3, [pc, #68]	; (800de7c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800de38:	607b      	str	r3, [r7, #4]
      break;
 800de3a:	e005      	b.n	800de48 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800de3c:	4b10      	ldr	r3, [pc, #64]	; (800de80 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800de3e:	607b      	str	r3, [r7, #4]
      break;
 800de40:	e002      	b.n	800de48 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800de42:	4b0e      	ldr	r3, [pc, #56]	; (800de7c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800de44:	607b      	str	r3, [r7, #4]
      break;
 800de46:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800de48:	f7ff fe04 	bl	800da54 <LL_RCC_PLL_GetN>
 800de4c:	4602      	mov	r2, r0
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	fb03 f402 	mul.w	r4, r3, r2
 800de54:	f7ff fe1a 	bl	800da8c <LL_RCC_PLL_GetDivider>
 800de58:	4603      	mov	r3, r0
 800de5a:	091b      	lsrs	r3, r3, #4
 800de5c:	3301      	adds	r3, #1
 800de5e:	fbb4 f4f3 	udiv	r4, r4, r3
 800de62:	f7ff fe05 	bl	800da70 <LL_RCC_PLL_GetR>
 800de66:	4603      	mov	r3, r0
 800de68:	0e5b      	lsrs	r3, r3, #25
 800de6a:	3301      	adds	r3, #1
 800de6c:	005b      	lsls	r3, r3, #1
 800de6e:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800de72:	4618      	mov	r0, r3
 800de74:	370c      	adds	r7, #12
 800de76:	46bd      	mov	sp, r7
 800de78:	bd90      	pop	{r4, r7, pc}
 800de7a:	bf00      	nop
 800de7c:	00f42400 	.word	0x00f42400
 800de80:	007a1200 	.word	0x007a1200

0800de84 <LL_TIM_SetPrescaler>:
{
 800de84:	b480      	push	{r7}
 800de86:	b083      	sub	sp, #12
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	683a      	ldr	r2, [r7, #0]
 800de92:	629a      	str	r2, [r3, #40]	; 0x28
}
 800de94:	bf00      	nop
 800de96:	370c      	adds	r7, #12
 800de98:	46bd      	mov	sp, r7
 800de9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9e:	4770      	bx	lr

0800dea0 <LL_TIM_SetAutoReload>:
{
 800dea0:	b480      	push	{r7}
 800dea2:	b083      	sub	sp, #12
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
 800dea8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	683a      	ldr	r2, [r7, #0]
 800deae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800deb0:	bf00      	nop
 800deb2:	370c      	adds	r7, #12
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <LL_TIM_SetRepetitionCounter>:
{
 800debc:	b480      	push	{r7}
 800debe:	b083      	sub	sp, #12
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	683a      	ldr	r2, [r7, #0]
 800deca:	631a      	str	r2, [r3, #48]	; 0x30
}
 800decc:	bf00      	nop
 800dece:	370c      	adds	r7, #12
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800ded8:	b480      	push	{r7}
 800deda:	b083      	sub	sp, #12
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	695b      	ldr	r3, [r3, #20]
 800dee4:	f043 0201 	orr.w	r2, r3, #1
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	615a      	str	r2, [r3, #20]
}
 800deec:	bf00      	nop
 800deee:	370c      	adds	r7, #12
 800def0:	46bd      	mov	sp, r7
 800def2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def6:	4770      	bx	lr

0800def8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b084      	sub	sp, #16
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	4a43      	ldr	r2, [pc, #268]	; (800e018 <LL_TIM_Init+0x120>)
 800df0c:	4293      	cmp	r3, r2
 800df0e:	d017      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df16:	d013      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	4a40      	ldr	r2, [pc, #256]	; (800e01c <LL_TIM_Init+0x124>)
 800df1c:	4293      	cmp	r3, r2
 800df1e:	d00f      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	4a3f      	ldr	r2, [pc, #252]	; (800e020 <LL_TIM_Init+0x128>)
 800df24:	4293      	cmp	r3, r2
 800df26:	d00b      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	4a3e      	ldr	r2, [pc, #248]	; (800e024 <LL_TIM_Init+0x12c>)
 800df2c:	4293      	cmp	r3, r2
 800df2e:	d007      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	4a3d      	ldr	r2, [pc, #244]	; (800e028 <LL_TIM_Init+0x130>)
 800df34:	4293      	cmp	r3, r2
 800df36:	d003      	beq.n	800df40 <LL_TIM_Init+0x48>
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	4a3c      	ldr	r2, [pc, #240]	; (800e02c <LL_TIM_Init+0x134>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d106      	bne.n	800df4e <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800df46:	683b      	ldr	r3, [r7, #0]
 800df48:	685b      	ldr	r3, [r3, #4]
 800df4a:	4313      	orrs	r3, r2
 800df4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	4a31      	ldr	r2, [pc, #196]	; (800e018 <LL_TIM_Init+0x120>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d023      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df5c:	d01f      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	4a2e      	ldr	r2, [pc, #184]	; (800e01c <LL_TIM_Init+0x124>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d01b      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4a2d      	ldr	r2, [pc, #180]	; (800e020 <LL_TIM_Init+0x128>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d017      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	4a2c      	ldr	r2, [pc, #176]	; (800e024 <LL_TIM_Init+0x12c>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d013      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	4a2b      	ldr	r2, [pc, #172]	; (800e028 <LL_TIM_Init+0x130>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d00f      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	4a2b      	ldr	r2, [pc, #172]	; (800e030 <LL_TIM_Init+0x138>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d00b      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4a2a      	ldr	r2, [pc, #168]	; (800e034 <LL_TIM_Init+0x13c>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d007      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4a29      	ldr	r2, [pc, #164]	; (800e038 <LL_TIM_Init+0x140>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d003      	beq.n	800df9e <LL_TIM_Init+0xa6>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	4a24      	ldr	r2, [pc, #144]	; (800e02c <LL_TIM_Init+0x134>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d106      	bne.n	800dfac <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	68db      	ldr	r3, [r3, #12]
 800dfa8:	4313      	orrs	r3, r2
 800dfaa:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	68fa      	ldr	r2, [r7, #12]
 800dfb0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	4619      	mov	r1, r3
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	f7ff ff71 	bl	800dea0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	881b      	ldrh	r3, [r3, #0]
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	6878      	ldr	r0, [r7, #4]
 800dfc6:	f7ff ff5d 	bl	800de84 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	4a12      	ldr	r2, [pc, #72]	; (800e018 <LL_TIM_Init+0x120>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d013      	beq.n	800dffa <LL_TIM_Init+0x102>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	4a14      	ldr	r2, [pc, #80]	; (800e028 <LL_TIM_Init+0x130>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d00f      	beq.n	800dffa <LL_TIM_Init+0x102>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a14      	ldr	r2, [pc, #80]	; (800e030 <LL_TIM_Init+0x138>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d00b      	beq.n	800dffa <LL_TIM_Init+0x102>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a13      	ldr	r2, [pc, #76]	; (800e034 <LL_TIM_Init+0x13c>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d007      	beq.n	800dffa <LL_TIM_Init+0x102>
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	4a12      	ldr	r2, [pc, #72]	; (800e038 <LL_TIM_Init+0x140>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d003      	beq.n	800dffa <LL_TIM_Init+0x102>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	4a0d      	ldr	r2, [pc, #52]	; (800e02c <LL_TIM_Init+0x134>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d105      	bne.n	800e006 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	691b      	ldr	r3, [r3, #16]
 800dffe:	4619      	mov	r1, r3
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7ff ff5b 	bl	800debc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f7ff ff66 	bl	800ded8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800e00c:	2300      	movs	r3, #0
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3710      	adds	r7, #16
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	40012c00 	.word	0x40012c00
 800e01c:	40000400 	.word	0x40000400
 800e020:	40000800 	.word	0x40000800
 800e024:	40000c00 	.word	0x40000c00
 800e028:	40013400 	.word	0x40013400
 800e02c:	40015000 	.word	0x40015000
 800e030:	40014000 	.word	0x40014000
 800e034:	40014400 	.word	0x40014400
 800e038:	40014800 	.word	0x40014800

0800e03c <LL_USART_IsEnabled>:
{
 800e03c:	b480      	push	{r7}
 800e03e:	b083      	sub	sp, #12
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	f003 0301 	and.w	r3, r3, #1
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d101      	bne.n	800e054 <LL_USART_IsEnabled+0x18>
 800e050:	2301      	movs	r3, #1
 800e052:	e000      	b.n	800e056 <LL_USART_IsEnabled+0x1a>
 800e054:	2300      	movs	r3, #0
}
 800e056:	4618      	mov	r0, r3
 800e058:	370c      	adds	r7, #12
 800e05a:	46bd      	mov	sp, r7
 800e05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e060:	4770      	bx	lr

0800e062 <LL_USART_SetPrescaler>:
{
 800e062:	b480      	push	{r7}
 800e064:	b083      	sub	sp, #12
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
 800e06a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e070:	f023 030f 	bic.w	r3, r3, #15
 800e074:	683a      	ldr	r2, [r7, #0]
 800e076:	b292      	uxth	r2, r2
 800e078:	431a      	orrs	r2, r3
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800e07e:	bf00      	nop
 800e080:	370c      	adds	r7, #12
 800e082:	46bd      	mov	sp, r7
 800e084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e088:	4770      	bx	lr

0800e08a <LL_USART_SetStopBitsLength>:
{
 800e08a:	b480      	push	{r7}
 800e08c:	b083      	sub	sp, #12
 800e08e:	af00      	add	r7, sp, #0
 800e090:	6078      	str	r0, [r7, #4]
 800e092:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	431a      	orrs	r2, r3
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	605a      	str	r2, [r3, #4]
}
 800e0a4:	bf00      	nop
 800e0a6:	370c      	adds	r7, #12
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ae:	4770      	bx	lr

0800e0b0 <LL_USART_SetHWFlowCtrl>:
{
 800e0b0:	b480      	push	{r7}
 800e0b2:	b083      	sub	sp, #12
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	6078      	str	r0, [r7, #4]
 800e0b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	689b      	ldr	r3, [r3, #8]
 800e0be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	431a      	orrs	r2, r3
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	609a      	str	r2, [r3, #8]
}
 800e0ca:	bf00      	nop
 800e0cc:	370c      	adds	r7, #12
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d4:	4770      	bx	lr
	...

0800e0d8 <LL_USART_SetBaudRate>:
{
 800e0d8:	b480      	push	{r7}
 800e0da:	b087      	sub	sp, #28
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	607a      	str	r2, [r7, #4]
 800e0e4:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	2b0b      	cmp	r3, #11
 800e0ea:	d83c      	bhi.n	800e166 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800e0ec:	6a3b      	ldr	r3, [r7, #32]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d039      	beq.n	800e166 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e0f8:	d122      	bne.n	800e140 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	b2db      	uxtb	r3, r3
 800e0fe:	461a      	mov	r2, r3
 800e100:	4b1c      	ldr	r3, [pc, #112]	; (800e174 <LL_USART_SetBaudRate+0x9c>)
 800e102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e106:	68ba      	ldr	r2, [r7, #8]
 800e108:	fbb2 f3f3 	udiv	r3, r2, r3
 800e10c:	005a      	lsls	r2, r3, #1
 800e10e:	6a3b      	ldr	r3, [r7, #32]
 800e110:	085b      	lsrs	r3, r3, #1
 800e112:	441a      	add	r2, r3
 800e114:	6a3b      	ldr	r3, [r7, #32]
 800e116:	fbb2 f3f3 	udiv	r3, r2, r3
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800e11e:	697a      	ldr	r2, [r7, #20]
 800e120:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800e124:	4013      	ands	r3, r2
 800e126:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e128:	697b      	ldr	r3, [r7, #20]
 800e12a:	085b      	lsrs	r3, r3, #1
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	f003 0307 	and.w	r3, r3, #7
 800e132:	693a      	ldr	r2, [r7, #16]
 800e134:	4313      	orrs	r3, r2
 800e136:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	60da      	str	r2, [r3, #12]
}
 800e13e:	e012      	b.n	800e166 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	b2db      	uxtb	r3, r3
 800e144:	461a      	mov	r2, r3
 800e146:	4b0b      	ldr	r3, [pc, #44]	; (800e174 <LL_USART_SetBaudRate+0x9c>)
 800e148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e14c:	68ba      	ldr	r2, [r7, #8]
 800e14e:	fbb2 f2f3 	udiv	r2, r2, r3
 800e152:	6a3b      	ldr	r3, [r7, #32]
 800e154:	085b      	lsrs	r3, r3, #1
 800e156:	441a      	add	r2, r3
 800e158:	6a3b      	ldr	r3, [r7, #32]
 800e15a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e15e:	b29b      	uxth	r3, r3
 800e160:	461a      	mov	r2, r3
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	60da      	str	r2, [r3, #12]
}
 800e166:	bf00      	nop
 800e168:	371c      	adds	r7, #28
 800e16a:	46bd      	mov	sp, r7
 800e16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e170:	4770      	bx	lr
 800e172:	bf00      	nop
 800e174:	0801926c 	.word	0x0801926c

0800e178 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b086      	sub	sp, #24
 800e17c:	af02      	add	r7, sp, #8
 800e17e:	6078      	str	r0, [r7, #4]
 800e180:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800e182:	2301      	movs	r3, #1
 800e184:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800e186:	2300      	movs	r3, #0
 800e188:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f7ff ff56 	bl	800e03c <LL_USART_IsEnabled>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d165      	bne.n	800e262 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681a      	ldr	r2, [r3, #0]
 800e19a:	4b34      	ldr	r3, [pc, #208]	; (800e26c <LL_USART_Init+0xf4>)
 800e19c:	4013      	ands	r3, r2
 800e19e:	683a      	ldr	r2, [r7, #0]
 800e1a0:	6891      	ldr	r1, [r2, #8]
 800e1a2:	683a      	ldr	r2, [r7, #0]
 800e1a4:	6912      	ldr	r2, [r2, #16]
 800e1a6:	4311      	orrs	r1, r2
 800e1a8:	683a      	ldr	r2, [r7, #0]
 800e1aa:	6952      	ldr	r2, [r2, #20]
 800e1ac:	4311      	orrs	r1, r2
 800e1ae:	683a      	ldr	r2, [r7, #0]
 800e1b0:	69d2      	ldr	r2, [r2, #28]
 800e1b2:	430a      	orrs	r2, r1
 800e1b4:	431a      	orrs	r2, r3
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	68db      	ldr	r3, [r3, #12]
 800e1be:	4619      	mov	r1, r3
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f7ff ff62 	bl	800e08a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	699b      	ldr	r3, [r3, #24]
 800e1ca:	4619      	mov	r1, r3
 800e1cc:	6878      	ldr	r0, [r7, #4]
 800e1ce:	f7ff ff6f 	bl	800e0b0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	4a26      	ldr	r2, [pc, #152]	; (800e270 <LL_USART_Init+0xf8>)
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d104      	bne.n	800e1e4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800e1da:	2003      	movs	r0, #3
 800e1dc:	f7ff fc64 	bl	800daa8 <LL_RCC_GetUSARTClockFreq>
 800e1e0:	60b8      	str	r0, [r7, #8]
 800e1e2:	e023      	b.n	800e22c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	4a23      	ldr	r2, [pc, #140]	; (800e274 <LL_USART_Init+0xfc>)
 800e1e8:	4293      	cmp	r3, r2
 800e1ea:	d104      	bne.n	800e1f6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800e1ec:	200c      	movs	r0, #12
 800e1ee:	f7ff fc5b 	bl	800daa8 <LL_RCC_GetUSARTClockFreq>
 800e1f2:	60b8      	str	r0, [r7, #8]
 800e1f4:	e01a      	b.n	800e22c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	4a1f      	ldr	r2, [pc, #124]	; (800e278 <LL_USART_Init+0x100>)
 800e1fa:	4293      	cmp	r3, r2
 800e1fc:	d104      	bne.n	800e208 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800e1fe:	2030      	movs	r0, #48	; 0x30
 800e200:	f7ff fc52 	bl	800daa8 <LL_RCC_GetUSARTClockFreq>
 800e204:	60b8      	str	r0, [r7, #8]
 800e206:	e011      	b.n	800e22c <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	4a1c      	ldr	r2, [pc, #112]	; (800e27c <LL_USART_Init+0x104>)
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d104      	bne.n	800e21a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800e210:	20c0      	movs	r0, #192	; 0xc0
 800e212:	f7ff fd0f 	bl	800dc34 <LL_RCC_GetUARTClockFreq>
 800e216:	60b8      	str	r0, [r7, #8]
 800e218:	e008      	b.n	800e22c <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	4a18      	ldr	r2, [pc, #96]	; (800e280 <LL_USART_Init+0x108>)
 800e21e:	4293      	cmp	r3, r2
 800e220:	d104      	bne.n	800e22c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800e222:	f44f 7040 	mov.w	r0, #768	; 0x300
 800e226:	f7ff fd05 	bl	800dc34 <LL_RCC_GetUARTClockFreq>
 800e22a:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d011      	beq.n	800e256 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d00d      	beq.n	800e256 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800e23a:	2300      	movs	r3, #0
 800e23c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	681a      	ldr	r2, [r3, #0]
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	69d9      	ldr	r1, [r3, #28]
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	685b      	ldr	r3, [r3, #4]
 800e24a:	9300      	str	r3, [sp, #0]
 800e24c:	460b      	mov	r3, r1
 800e24e:	68b9      	ldr	r1, [r7, #8]
 800e250:	6878      	ldr	r0, [r7, #4]
 800e252:	f7ff ff41 	bl	800e0d8 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	4619      	mov	r1, r3
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f7ff ff00 	bl	800e062 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800e262:	7bfb      	ldrb	r3, [r7, #15]
}
 800e264:	4618      	mov	r0, r3
 800e266:	3710      	adds	r7, #16
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}
 800e26c:	efff69f3 	.word	0xefff69f3
 800e270:	40013800 	.word	0x40013800
 800e274:	40004400 	.word	0x40004400
 800e278:	40004800 	.word	0x40004800
 800e27c:	40004c00 	.word	0x40004c00
 800e280:	40005000 	.word	0x40005000

0800e284 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800e284:	b480      	push	{r7}
 800e286:	b085      	sub	sp, #20
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2200      	movs	r2, #0
 800e290:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e294:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800e298:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	b29a      	uxth	r2, r3
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800e2a4:	2300      	movs	r3, #0
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3714      	adds	r7, #20
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b0:	4770      	bx	lr

0800e2b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800e2b2:	b480      	push	{r7}
 800e2b4:	b085      	sub	sp, #20
 800e2b6:	af00      	add	r7, sp, #0
 800e2b8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e2ba:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800e2be:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800e2c6:	b29a      	uxth	r2, r3
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	43db      	mvns	r3, r3
 800e2ce:	b29b      	uxth	r3, r3
 800e2d0:	4013      	ands	r3, r2
 800e2d2:	b29a      	uxth	r2, r3
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800e2da:	2300      	movs	r3, #0
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3714      	adds	r7, #20
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e6:	4770      	bx	lr

0800e2e8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e2e8:	b084      	sub	sp, #16
 800e2ea:	b480      	push	{r7}
 800e2ec:	b083      	sub	sp, #12
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	f107 0014 	add.w	r0, r7, #20
 800e2f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2200      	movs	r2, #0
 800e306:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2200      	movs	r2, #0
 800e30e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2200      	movs	r2, #0
 800e316:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800e31a:	2300      	movs	r3, #0
}
 800e31c:	4618      	mov	r0, r3
 800e31e:	370c      	adds	r7, #12
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	b004      	add	sp, #16
 800e328:	4770      	bx	lr
	...

0800e32c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e32c:	b480      	push	{r7}
 800e32e:	b09d      	sub	sp, #116	; 0x74
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
 800e334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e336:	2300      	movs	r3, #0
 800e338:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e33c:	687a      	ldr	r2, [r7, #4]
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	781b      	ldrb	r3, [r3, #0]
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	881b      	ldrh	r3, [r3, #0]
 800e348:	b29b      	uxth	r3, r3
 800e34a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800e34e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e352:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	78db      	ldrb	r3, [r3, #3]
 800e35a:	2b03      	cmp	r3, #3
 800e35c:	d81f      	bhi.n	800e39e <USB_ActivateEndpoint+0x72>
 800e35e:	a201      	add	r2, pc, #4	; (adr r2, 800e364 <USB_ActivateEndpoint+0x38>)
 800e360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e364:	0800e375 	.word	0x0800e375
 800e368:	0800e391 	.word	0x0800e391
 800e36c:	0800e3a7 	.word	0x0800e3a7
 800e370:	0800e383 	.word	0x0800e383
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e374:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800e378:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e37c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800e380:	e012      	b.n	800e3a8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e382:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800e386:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800e38a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800e38e:	e00b      	b.n	800e3a8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e390:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800e394:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e398:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800e39c:	e004      	b.n	800e3a8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800e39e:	2301      	movs	r3, #1
 800e3a0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800e3a4:	e000      	b.n	800e3a8 <USB_ActivateEndpoint+0x7c>
      break;
 800e3a6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800e3a8:	687a      	ldr	r2, [r7, #4]
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	781b      	ldrb	r3, [r3, #0]
 800e3ae:	009b      	lsls	r3, r3, #2
 800e3b0:	441a      	add	r2, r3
 800e3b2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800e3b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e3ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e3be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e3c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3c6:	b29b      	uxth	r3, r3
 800e3c8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e3ca:	687a      	ldr	r2, [r7, #4]
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	009b      	lsls	r3, r3, #2
 800e3d2:	4413      	add	r3, r2
 800e3d4:	881b      	ldrh	r3, [r3, #0]
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	b21b      	sxth	r3, r3
 800e3da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e3de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e3e2:	b21a      	sxth	r2, r3
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	781b      	ldrb	r3, [r3, #0]
 800e3e8:	b21b      	sxth	r3, r3
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	b21b      	sxth	r3, r3
 800e3ee:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800e3f2:	687a      	ldr	r2, [r7, #4]
 800e3f4:	683b      	ldr	r3, [r7, #0]
 800e3f6:	781b      	ldrb	r3, [r3, #0]
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	441a      	add	r2, r3
 800e3fc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800e400:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e404:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e408:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e40c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e410:	b29b      	uxth	r3, r3
 800e412:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	7b1b      	ldrb	r3, [r3, #12]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	f040 8149 	bne.w	800e6b0 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	785b      	ldrb	r3, [r3, #1]
 800e422:	2b00      	cmp	r3, #0
 800e424:	f000 8084 	beq.w	800e530 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	61bb      	str	r3, [r7, #24]
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e432:	b29b      	uxth	r3, r3
 800e434:	461a      	mov	r2, r3
 800e436:	69bb      	ldr	r3, [r7, #24]
 800e438:	4413      	add	r3, r2
 800e43a:	61bb      	str	r3, [r7, #24]
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	781b      	ldrb	r3, [r3, #0]
 800e440:	00da      	lsls	r2, r3, #3
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	4413      	add	r3, r2
 800e446:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e44a:	617b      	str	r3, [r7, #20]
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	88db      	ldrh	r3, [r3, #6]
 800e450:	085b      	lsrs	r3, r3, #1
 800e452:	b29b      	uxth	r3, r3
 800e454:	005b      	lsls	r3, r3, #1
 800e456:	b29a      	uxth	r2, r3
 800e458:	697b      	ldr	r3, [r7, #20]
 800e45a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e45c:	687a      	ldr	r2, [r7, #4]
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	009b      	lsls	r3, r3, #2
 800e464:	4413      	add	r3, r2
 800e466:	881b      	ldrh	r3, [r3, #0]
 800e468:	827b      	strh	r3, [r7, #18]
 800e46a:	8a7b      	ldrh	r3, [r7, #18]
 800e46c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e470:	2b00      	cmp	r3, #0
 800e472:	d01b      	beq.n	800e4ac <USB_ActivateEndpoint+0x180>
 800e474:	687a      	ldr	r2, [r7, #4]
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	781b      	ldrb	r3, [r3, #0]
 800e47a:	009b      	lsls	r3, r3, #2
 800e47c:	4413      	add	r3, r2
 800e47e:	881b      	ldrh	r3, [r3, #0]
 800e480:	b29b      	uxth	r3, r3
 800e482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e48a:	823b      	strh	r3, [r7, #16]
 800e48c:	687a      	ldr	r2, [r7, #4]
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	781b      	ldrb	r3, [r3, #0]
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	441a      	add	r2, r3
 800e496:	8a3b      	ldrh	r3, [r7, #16]
 800e498:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e49c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e4a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e4a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	78db      	ldrb	r3, [r3, #3]
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d020      	beq.n	800e4f6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e4b4:	687a      	ldr	r2, [r7, #4]
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	781b      	ldrb	r3, [r3, #0]
 800e4ba:	009b      	lsls	r3, r3, #2
 800e4bc:	4413      	add	r3, r2
 800e4be:	881b      	ldrh	r3, [r3, #0]
 800e4c0:	b29b      	uxth	r3, r3
 800e4c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e4c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e4ca:	81bb      	strh	r3, [r7, #12]
 800e4cc:	89bb      	ldrh	r3, [r7, #12]
 800e4ce:	f083 0320 	eor.w	r3, r3, #32
 800e4d2:	81bb      	strh	r3, [r7, #12]
 800e4d4:	687a      	ldr	r2, [r7, #4]
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	781b      	ldrb	r3, [r3, #0]
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	441a      	add	r2, r3
 800e4de:	89bb      	ldrh	r3, [r7, #12]
 800e4e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e4e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e4e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e4ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4f0:	b29b      	uxth	r3, r3
 800e4f2:	8013      	strh	r3, [r2, #0]
 800e4f4:	e2a6      	b.n	800ea44 <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	009b      	lsls	r3, r3, #2
 800e4fe:	4413      	add	r3, r2
 800e500:	881b      	ldrh	r3, [r3, #0]
 800e502:	b29b      	uxth	r3, r3
 800e504:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e508:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e50c:	81fb      	strh	r3, [r7, #14]
 800e50e:	687a      	ldr	r2, [r7, #4]
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	441a      	add	r2, r3
 800e518:	89fb      	ldrh	r3, [r7, #14]
 800e51a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e51e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e52a:	b29b      	uxth	r3, r3
 800e52c:	8013      	strh	r3, [r2, #0]
 800e52e:	e289      	b.n	800ea44 <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	633b      	str	r3, [r7, #48]	; 0x30
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	461a      	mov	r2, r3
 800e53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e540:	4413      	add	r3, r2
 800e542:	633b      	str	r3, [r7, #48]	; 0x30
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	00da      	lsls	r2, r3, #3
 800e54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e54c:	4413      	add	r3, r2
 800e54e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800e552:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	88db      	ldrh	r3, [r3, #6]
 800e558:	085b      	lsrs	r3, r3, #1
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	005b      	lsls	r3, r3, #1
 800e55e:	b29a      	uxth	r2, r3
 800e560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e562:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	62bb      	str	r3, [r7, #40]	; 0x28
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e56e:	b29b      	uxth	r3, r3
 800e570:	461a      	mov	r2, r3
 800e572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e574:	4413      	add	r3, r2
 800e576:	62bb      	str	r3, [r7, #40]	; 0x28
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	781b      	ldrb	r3, [r3, #0]
 800e57c:	00da      	lsls	r2, r3, #3
 800e57e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e580:	4413      	add	r3, r2
 800e582:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e586:	627b      	str	r3, [r7, #36]	; 0x24
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	691b      	ldr	r3, [r3, #16]
 800e58c:	2b3e      	cmp	r3, #62	; 0x3e
 800e58e:	d918      	bls.n	800e5c2 <USB_ActivateEndpoint+0x296>
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	691b      	ldr	r3, [r3, #16]
 800e594:	095b      	lsrs	r3, r3, #5
 800e596:	66bb      	str	r3, [r7, #104]	; 0x68
 800e598:	683b      	ldr	r3, [r7, #0]
 800e59a:	691b      	ldr	r3, [r3, #16]
 800e59c:	f003 031f 	and.w	r3, r3, #31
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d102      	bne.n	800e5aa <USB_ActivateEndpoint+0x27e>
 800e5a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e5a6:	3b01      	subs	r3, #1
 800e5a8:	66bb      	str	r3, [r7, #104]	; 0x68
 800e5aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e5ac:	b29b      	uxth	r3, r3
 800e5ae:	029b      	lsls	r3, r3, #10
 800e5b0:	b29b      	uxth	r3, r3
 800e5b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e5b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5ba:	b29a      	uxth	r2, r3
 800e5bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5be:	801a      	strh	r2, [r3, #0]
 800e5c0:	e029      	b.n	800e616 <USB_ActivateEndpoint+0x2ea>
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	691b      	ldr	r3, [r3, #16]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d112      	bne.n	800e5f0 <USB_ActivateEndpoint+0x2c4>
 800e5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5cc:	881b      	ldrh	r3, [r3, #0]
 800e5ce:	b29b      	uxth	r3, r3
 800e5d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800e5d4:	b29a      	uxth	r2, r3
 800e5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5d8:	801a      	strh	r2, [r3, #0]
 800e5da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5dc:	881b      	ldrh	r3, [r3, #0]
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e5e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5e8:	b29a      	uxth	r2, r3
 800e5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ec:	801a      	strh	r2, [r3, #0]
 800e5ee:	e012      	b.n	800e616 <USB_ActivateEndpoint+0x2ea>
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	691b      	ldr	r3, [r3, #16]
 800e5f4:	085b      	lsrs	r3, r3, #1
 800e5f6:	66bb      	str	r3, [r7, #104]	; 0x68
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	691b      	ldr	r3, [r3, #16]
 800e5fc:	f003 0301 	and.w	r3, r3, #1
 800e600:	2b00      	cmp	r3, #0
 800e602:	d002      	beq.n	800e60a <USB_ActivateEndpoint+0x2de>
 800e604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e606:	3301      	adds	r3, #1
 800e608:	66bb      	str	r3, [r7, #104]	; 0x68
 800e60a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	029b      	lsls	r3, r3, #10
 800e610:	b29a      	uxth	r2, r3
 800e612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e614:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e616:	687a      	ldr	r2, [r7, #4]
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	009b      	lsls	r3, r3, #2
 800e61e:	4413      	add	r3, r2
 800e620:	881b      	ldrh	r3, [r3, #0]
 800e622:	847b      	strh	r3, [r7, #34]	; 0x22
 800e624:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d01b      	beq.n	800e666 <USB_ActivateEndpoint+0x33a>
 800e62e:	687a      	ldr	r2, [r7, #4]
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	781b      	ldrb	r3, [r3, #0]
 800e634:	009b      	lsls	r3, r3, #2
 800e636:	4413      	add	r3, r2
 800e638:	881b      	ldrh	r3, [r3, #0]
 800e63a:	b29b      	uxth	r3, r3
 800e63c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e644:	843b      	strh	r3, [r7, #32]
 800e646:	687a      	ldr	r2, [r7, #4]
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	781b      	ldrb	r3, [r3, #0]
 800e64c:	009b      	lsls	r3, r3, #2
 800e64e:	441a      	add	r2, r3
 800e650:	8c3b      	ldrh	r3, [r7, #32]
 800e652:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e656:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e65a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e65e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e662:	b29b      	uxth	r3, r3
 800e664:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e666:	687a      	ldr	r2, [r7, #4]
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	4413      	add	r3, r2
 800e670:	881b      	ldrh	r3, [r3, #0]
 800e672:	b29b      	uxth	r3, r3
 800e674:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e67c:	83fb      	strh	r3, [r7, #30]
 800e67e:	8bfb      	ldrh	r3, [r7, #30]
 800e680:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800e684:	83fb      	strh	r3, [r7, #30]
 800e686:	8bfb      	ldrh	r3, [r7, #30]
 800e688:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800e68c:	83fb      	strh	r3, [r7, #30]
 800e68e:	687a      	ldr	r2, [r7, #4]
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	781b      	ldrb	r3, [r3, #0]
 800e694:	009b      	lsls	r3, r3, #2
 800e696:	441a      	add	r2, r3
 800e698:	8bfb      	ldrh	r3, [r7, #30]
 800e69a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e69e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e6a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e6a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	8013      	strh	r3, [r2, #0]
 800e6ae:	e1c9      	b.n	800ea44 <USB_ActivateEndpoint+0x718>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	78db      	ldrb	r3, [r3, #3]
 800e6b4:	2b02      	cmp	r3, #2
 800e6b6:	d11e      	bne.n	800e6f6 <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e6b8:	687a      	ldr	r2, [r7, #4]
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	781b      	ldrb	r3, [r3, #0]
 800e6be:	009b      	lsls	r3, r3, #2
 800e6c0:	4413      	add	r3, r2
 800e6c2:	881b      	ldrh	r3, [r3, #0]
 800e6c4:	b29b      	uxth	r3, r3
 800e6c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e6ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e6ce:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800e6d2:	687a      	ldr	r2, [r7, #4]
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	781b      	ldrb	r3, [r3, #0]
 800e6d8:	009b      	lsls	r3, r3, #2
 800e6da:	441a      	add	r2, r3
 800e6dc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800e6e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e6e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e6e8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800e6ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6f0:	b29b      	uxth	r3, r3
 800e6f2:	8013      	strh	r3, [r2, #0]
 800e6f4:	e01d      	b.n	800e732 <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	881b      	ldrh	r3, [r3, #0]
 800e702:	b29b      	uxth	r3, r3
 800e704:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800e708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e70c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800e710:	687a      	ldr	r2, [r7, #4]
 800e712:	683b      	ldr	r3, [r7, #0]
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	009b      	lsls	r3, r3, #2
 800e718:	441a      	add	r2, r3
 800e71a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800e71e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e722:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e726:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e72a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e72e:	b29b      	uxth	r3, r3
 800e730:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	461a      	mov	r2, r3
 800e740:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e742:	4413      	add	r3, r2
 800e744:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	781b      	ldrb	r3, [r3, #0]
 800e74a:	00da      	lsls	r2, r3, #3
 800e74c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e74e:	4413      	add	r3, r2
 800e750:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e754:	65bb      	str	r3, [r7, #88]	; 0x58
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	891b      	ldrh	r3, [r3, #8]
 800e75a:	085b      	lsrs	r3, r3, #1
 800e75c:	b29b      	uxth	r3, r3
 800e75e:	005b      	lsls	r3, r3, #1
 800e760:	b29a      	uxth	r2, r3
 800e762:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e764:	801a      	strh	r2, [r3, #0]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	657b      	str	r3, [r7, #84]	; 0x54
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e770:	b29b      	uxth	r3, r3
 800e772:	461a      	mov	r2, r3
 800e774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e776:	4413      	add	r3, r2
 800e778:	657b      	str	r3, [r7, #84]	; 0x54
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	781b      	ldrb	r3, [r3, #0]
 800e77e:	00da      	lsls	r2, r3, #3
 800e780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e782:	4413      	add	r3, r2
 800e784:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800e788:	653b      	str	r3, [r7, #80]	; 0x50
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	895b      	ldrh	r3, [r3, #10]
 800e78e:	085b      	lsrs	r3, r3, #1
 800e790:	b29b      	uxth	r3, r3
 800e792:	005b      	lsls	r3, r3, #1
 800e794:	b29a      	uxth	r2, r3
 800e796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e798:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	785b      	ldrb	r3, [r3, #1]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	f040 8093 	bne.w	800e8ca <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e7a4:	687a      	ldr	r2, [r7, #4]
 800e7a6:	683b      	ldr	r3, [r7, #0]
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	009b      	lsls	r3, r3, #2
 800e7ac:	4413      	add	r3, r2
 800e7ae:	881b      	ldrh	r3, [r3, #0]
 800e7b0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800e7b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e7b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d01b      	beq.n	800e7f8 <USB_ActivateEndpoint+0x4cc>
 800e7c0:	687a      	ldr	r2, [r7, #4]
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	781b      	ldrb	r3, [r3, #0]
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	4413      	add	r3, r2
 800e7ca:	881b      	ldrh	r3, [r3, #0]
 800e7cc:	b29b      	uxth	r3, r3
 800e7ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e7d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e7d6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800e7d8:	687a      	ldr	r2, [r7, #4]
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	009b      	lsls	r3, r3, #2
 800e7e0:	441a      	add	r2, r3
 800e7e2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800e7e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e7e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e7ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e7f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7f4:	b29b      	uxth	r3, r3
 800e7f6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e7f8:	687a      	ldr	r2, [r7, #4]
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	781b      	ldrb	r3, [r3, #0]
 800e7fe:	009b      	lsls	r3, r3, #2
 800e800:	4413      	add	r3, r2
 800e802:	881b      	ldrh	r3, [r3, #0]
 800e804:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800e806:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800e808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d01b      	beq.n	800e848 <USB_ActivateEndpoint+0x51c>
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	781b      	ldrb	r3, [r3, #0]
 800e816:	009b      	lsls	r3, r3, #2
 800e818:	4413      	add	r3, r2
 800e81a:	881b      	ldrh	r3, [r3, #0]
 800e81c:	b29b      	uxth	r3, r3
 800e81e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e826:	877b      	strh	r3, [r7, #58]	; 0x3a
 800e828:	687a      	ldr	r2, [r7, #4]
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	781b      	ldrb	r3, [r3, #0]
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	441a      	add	r2, r3
 800e832:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800e834:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e838:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e83c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e840:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e844:	b29b      	uxth	r3, r3
 800e846:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e848:	687a      	ldr	r2, [r7, #4]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	781b      	ldrb	r3, [r3, #0]
 800e84e:	009b      	lsls	r3, r3, #2
 800e850:	4413      	add	r3, r2
 800e852:	881b      	ldrh	r3, [r3, #0]
 800e854:	b29b      	uxth	r3, r3
 800e856:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e85a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e85e:	873b      	strh	r3, [r7, #56]	; 0x38
 800e860:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e862:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800e866:	873b      	strh	r3, [r7, #56]	; 0x38
 800e868:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e86a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800e86e:	873b      	strh	r3, [r7, #56]	; 0x38
 800e870:	687a      	ldr	r2, [r7, #4]
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	781b      	ldrb	r3, [r3, #0]
 800e876:	009b      	lsls	r3, r3, #2
 800e878:	441a      	add	r2, r3
 800e87a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e87c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e880:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e884:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e88c:	b29b      	uxth	r3, r3
 800e88e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e890:	687a      	ldr	r2, [r7, #4]
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	781b      	ldrb	r3, [r3, #0]
 800e896:	009b      	lsls	r3, r3, #2
 800e898:	4413      	add	r3, r2
 800e89a:	881b      	ldrh	r3, [r3, #0]
 800e89c:	b29b      	uxth	r3, r3
 800e89e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e8a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e8a6:	86fb      	strh	r3, [r7, #54]	; 0x36
 800e8a8:	687a      	ldr	r2, [r7, #4]
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	781b      	ldrb	r3, [r3, #0]
 800e8ae:	009b      	lsls	r3, r3, #2
 800e8b0:	441a      	add	r2, r3
 800e8b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e8b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e8b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e8bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e8c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	8013      	strh	r3, [r2, #0]
 800e8c8:	e0bc      	b.n	800ea44 <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e8ca:	687a      	ldr	r2, [r7, #4]
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	781b      	ldrb	r3, [r3, #0]
 800e8d0:	009b      	lsls	r3, r3, #2
 800e8d2:	4413      	add	r3, r2
 800e8d4:	881b      	ldrh	r3, [r3, #0]
 800e8d6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800e8da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e8de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d01d      	beq.n	800e922 <USB_ActivateEndpoint+0x5f6>
 800e8e6:	687a      	ldr	r2, [r7, #4]
 800e8e8:	683b      	ldr	r3, [r7, #0]
 800e8ea:	781b      	ldrb	r3, [r3, #0]
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	4413      	add	r3, r2
 800e8f0:	881b      	ldrh	r3, [r3, #0]
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e8f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e8fc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800e900:	687a      	ldr	r2, [r7, #4]
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	009b      	lsls	r3, r3, #2
 800e908:	441a      	add	r2, r3
 800e90a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800e90e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e912:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e916:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e91a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e91e:	b29b      	uxth	r3, r3
 800e920:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e922:	687a      	ldr	r2, [r7, #4]
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	009b      	lsls	r3, r3, #2
 800e92a:	4413      	add	r3, r2
 800e92c:	881b      	ldrh	r3, [r3, #0]
 800e92e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800e932:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d01d      	beq.n	800e97a <USB_ActivateEndpoint+0x64e>
 800e93e:	687a      	ldr	r2, [r7, #4]
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	009b      	lsls	r3, r3, #2
 800e946:	4413      	add	r3, r2
 800e948:	881b      	ldrh	r3, [r3, #0]
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e954:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800e958:	687a      	ldr	r2, [r7, #4]
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	781b      	ldrb	r3, [r3, #0]
 800e95e:	009b      	lsls	r3, r3, #2
 800e960:	441a      	add	r2, r3
 800e962:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800e966:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e96a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e96e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e972:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e976:	b29b      	uxth	r3, r3
 800e978:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	78db      	ldrb	r3, [r3, #3]
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d024      	beq.n	800e9cc <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	009b      	lsls	r3, r3, #2
 800e98a:	4413      	add	r3, r2
 800e98c:	881b      	ldrh	r3, [r3, #0]
 800e98e:	b29b      	uxth	r3, r3
 800e990:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e994:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e998:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800e99c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800e9a0:	f083 0320 	eor.w	r3, r3, #32
 800e9a4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800e9a8:	687a      	ldr	r2, [r7, #4]
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	441a      	add	r2, r3
 800e9b2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800e9b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e9ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e9be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e9c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9c6:	b29b      	uxth	r3, r3
 800e9c8:	8013      	strh	r3, [r2, #0]
 800e9ca:	e01d      	b.n	800ea08 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e9cc:	687a      	ldr	r2, [r7, #4]
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	781b      	ldrb	r3, [r3, #0]
 800e9d2:	009b      	lsls	r3, r3, #2
 800e9d4:	4413      	add	r3, r2
 800e9d6:	881b      	ldrh	r3, [r3, #0]
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e9de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e9e2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800e9e6:	687a      	ldr	r2, [r7, #4]
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	009b      	lsls	r3, r3, #2
 800e9ee:	441a      	add	r2, r3
 800e9f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800e9f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e9f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e9fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ea00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea04:	b29b      	uxth	r3, r3
 800ea06:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ea08:	687a      	ldr	r2, [r7, #4]
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	781b      	ldrb	r3, [r3, #0]
 800ea0e:	009b      	lsls	r3, r3, #2
 800ea10:	4413      	add	r3, r2
 800ea12:	881b      	ldrh	r3, [r3, #0]
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ea1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ea1e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800ea22:	687a      	ldr	r2, [r7, #4]
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	009b      	lsls	r3, r3, #2
 800ea2a:	441a      	add	r2, r3
 800ea2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ea30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ea34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ea38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ea3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea40:	b29b      	uxth	r3, r3
 800ea42:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ea44:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3774      	adds	r7, #116	; 0x74
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr

0800ea54 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b08d      	sub	sp, #52	; 0x34
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	7b1b      	ldrb	r3, [r3, #12]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	f040 808e 	bne.w	800eb84 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	785b      	ldrb	r3, [r3, #1]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d044      	beq.n	800eafa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	781b      	ldrb	r3, [r3, #0]
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	4413      	add	r3, r2
 800ea7a:	881b      	ldrh	r3, [r3, #0]
 800ea7c:	81bb      	strh	r3, [r7, #12]
 800ea7e:	89bb      	ldrh	r3, [r7, #12]
 800ea80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d01b      	beq.n	800eac0 <USB_DeactivateEndpoint+0x6c>
 800ea88:	687a      	ldr	r2, [r7, #4]
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	781b      	ldrb	r3, [r3, #0]
 800ea8e:	009b      	lsls	r3, r3, #2
 800ea90:	4413      	add	r3, r2
 800ea92:	881b      	ldrh	r3, [r3, #0]
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ea9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ea9e:	817b      	strh	r3, [r7, #10]
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	441a      	add	r2, r3
 800eaaa:	897b      	ldrh	r3, [r7, #10]
 800eaac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eab4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eab8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800eac0:	687a      	ldr	r2, [r7, #4]
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	781b      	ldrb	r3, [r3, #0]
 800eac6:	009b      	lsls	r3, r3, #2
 800eac8:	4413      	add	r3, r2
 800eaca:	881b      	ldrh	r3, [r3, #0]
 800eacc:	b29b      	uxth	r3, r3
 800eace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ead2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ead6:	813b      	strh	r3, [r7, #8]
 800ead8:	687a      	ldr	r2, [r7, #4]
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	009b      	lsls	r3, r3, #2
 800eae0:	441a      	add	r2, r3
 800eae2:	893b      	ldrh	r3, [r7, #8]
 800eae4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eae8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eaec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eaf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eaf4:	b29b      	uxth	r3, r3
 800eaf6:	8013      	strh	r3, [r2, #0]
 800eaf8:	e192      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eafa:	687a      	ldr	r2, [r7, #4]
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	781b      	ldrb	r3, [r3, #0]
 800eb00:	009b      	lsls	r3, r3, #2
 800eb02:	4413      	add	r3, r2
 800eb04:	881b      	ldrh	r3, [r3, #0]
 800eb06:	827b      	strh	r3, [r7, #18]
 800eb08:	8a7b      	ldrh	r3, [r7, #18]
 800eb0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d01b      	beq.n	800eb4a <USB_DeactivateEndpoint+0xf6>
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	009b      	lsls	r3, r3, #2
 800eb1a:	4413      	add	r3, r2
 800eb1c:	881b      	ldrh	r3, [r3, #0]
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eb24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb28:	823b      	strh	r3, [r7, #16]
 800eb2a:	687a      	ldr	r2, [r7, #4]
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	009b      	lsls	r3, r3, #2
 800eb32:	441a      	add	r2, r3
 800eb34:	8a3b      	ldrh	r3, [r7, #16]
 800eb36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eb3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eb3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800eb42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb46:	b29b      	uxth	r3, r3
 800eb48:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800eb4a:	687a      	ldr	r2, [r7, #4]
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	781b      	ldrb	r3, [r3, #0]
 800eb50:	009b      	lsls	r3, r3, #2
 800eb52:	4413      	add	r3, r2
 800eb54:	881b      	ldrh	r3, [r3, #0]
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eb5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb60:	81fb      	strh	r3, [r7, #14]
 800eb62:	687a      	ldr	r2, [r7, #4]
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	781b      	ldrb	r3, [r3, #0]
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	441a      	add	r2, r3
 800eb6c:	89fb      	ldrh	r3, [r7, #14]
 800eb6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eb72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eb76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eb7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb7e:	b29b      	uxth	r3, r3
 800eb80:	8013      	strh	r3, [r2, #0]
 800eb82:	e14d      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	785b      	ldrb	r3, [r3, #1]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	f040 80a5 	bne.w	800ecd8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eb8e:	687a      	ldr	r2, [r7, #4]
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	009b      	lsls	r3, r3, #2
 800eb96:	4413      	add	r3, r2
 800eb98:	881b      	ldrh	r3, [r3, #0]
 800eb9a:	843b      	strh	r3, [r7, #32]
 800eb9c:	8c3b      	ldrh	r3, [r7, #32]
 800eb9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d01b      	beq.n	800ebde <USB_DeactivateEndpoint+0x18a>
 800eba6:	687a      	ldr	r2, [r7, #4]
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	009b      	lsls	r3, r3, #2
 800ebae:	4413      	add	r3, r2
 800ebb0:	881b      	ldrh	r3, [r3, #0]
 800ebb2:	b29b      	uxth	r3, r3
 800ebb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ebb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ebbc:	83fb      	strh	r3, [r7, #30]
 800ebbe:	687a      	ldr	r2, [r7, #4]
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	781b      	ldrb	r3, [r3, #0]
 800ebc4:	009b      	lsls	r3, r3, #2
 800ebc6:	441a      	add	r2, r3
 800ebc8:	8bfb      	ldrh	r3, [r7, #30]
 800ebca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ebce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ebd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ebd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebda:	b29b      	uxth	r3, r3
 800ebdc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ebde:	687a      	ldr	r2, [r7, #4]
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	4413      	add	r3, r2
 800ebe8:	881b      	ldrh	r3, [r3, #0]
 800ebea:	83bb      	strh	r3, [r7, #28]
 800ebec:	8bbb      	ldrh	r3, [r7, #28]
 800ebee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d01b      	beq.n	800ec2e <USB_DeactivateEndpoint+0x1da>
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	009b      	lsls	r3, r3, #2
 800ebfe:	4413      	add	r3, r2
 800ec00:	881b      	ldrh	r3, [r3, #0]
 800ec02:	b29b      	uxth	r3, r3
 800ec04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ec08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec0c:	837b      	strh	r3, [r7, #26]
 800ec0e:	687a      	ldr	r2, [r7, #4]
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	009b      	lsls	r3, r3, #2
 800ec16:	441a      	add	r2, r3
 800ec18:	8b7b      	ldrh	r3, [r7, #26]
 800ec1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ec1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ec22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ec26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ec2a:	b29b      	uxth	r3, r3
 800ec2c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ec2e:	687a      	ldr	r2, [r7, #4]
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	781b      	ldrb	r3, [r3, #0]
 800ec34:	009b      	lsls	r3, r3, #2
 800ec36:	4413      	add	r3, r2
 800ec38:	881b      	ldrh	r3, [r3, #0]
 800ec3a:	b29b      	uxth	r3, r3
 800ec3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ec40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec44:	833b      	strh	r3, [r7, #24]
 800ec46:	687a      	ldr	r2, [r7, #4]
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	781b      	ldrb	r3, [r3, #0]
 800ec4c:	009b      	lsls	r3, r3, #2
 800ec4e:	441a      	add	r2, r3
 800ec50:	8b3b      	ldrh	r3, [r7, #24]
 800ec52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ec56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ec5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ec5e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ec62:	b29b      	uxth	r3, r3
 800ec64:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	781b      	ldrb	r3, [r3, #0]
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4413      	add	r3, r2
 800ec70:	881b      	ldrh	r3, [r3, #0]
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ec78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec7c:	82fb      	strh	r3, [r7, #22]
 800ec7e:	687a      	ldr	r2, [r7, #4]
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	781b      	ldrb	r3, [r3, #0]
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	441a      	add	r2, r3
 800ec88:	8afb      	ldrh	r3, [r7, #22]
 800ec8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ec8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ec92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ec96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec9a:	b29b      	uxth	r3, r3
 800ec9c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec9e:	687a      	ldr	r2, [r7, #4]
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	009b      	lsls	r3, r3, #2
 800eca6:	4413      	add	r3, r2
 800eca8:	881b      	ldrh	r3, [r3, #0]
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ecb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ecb4:	82bb      	strh	r3, [r7, #20]
 800ecb6:	687a      	ldr	r2, [r7, #4]
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	781b      	ldrb	r3, [r3, #0]
 800ecbc:	009b      	lsls	r3, r3, #2
 800ecbe:	441a      	add	r2, r3
 800ecc0:	8abb      	ldrh	r3, [r7, #20]
 800ecc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ecc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ecca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ecce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ecd2:	b29b      	uxth	r3, r3
 800ecd4:	8013      	strh	r3, [r2, #0]
 800ecd6:	e0a3      	b.n	800ee20 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ecd8:	687a      	ldr	r2, [r7, #4]
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	781b      	ldrb	r3, [r3, #0]
 800ecde:	009b      	lsls	r3, r3, #2
 800ece0:	4413      	add	r3, r2
 800ece2:	881b      	ldrh	r3, [r3, #0]
 800ece4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ece6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ece8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d01b      	beq.n	800ed28 <USB_DeactivateEndpoint+0x2d4>
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	009b      	lsls	r3, r3, #2
 800ecf8:	4413      	add	r3, r2
 800ecfa:	881b      	ldrh	r3, [r3, #0]
 800ecfc:	b29b      	uxth	r3, r3
 800ecfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed06:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ed08:	687a      	ldr	r2, [r7, #4]
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	009b      	lsls	r3, r3, #2
 800ed10:	441a      	add	r2, r3
 800ed12:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ed14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ed18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ed1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ed20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ed28:	687a      	ldr	r2, [r7, #4]
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	009b      	lsls	r3, r3, #2
 800ed30:	4413      	add	r3, r2
 800ed32:	881b      	ldrh	r3, [r3, #0]
 800ed34:	857b      	strh	r3, [r7, #42]	; 0x2a
 800ed36:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800ed38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d01b      	beq.n	800ed78 <USB_DeactivateEndpoint+0x324>
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	009b      	lsls	r3, r3, #2
 800ed48:	4413      	add	r3, r2
 800ed4a:	881b      	ldrh	r3, [r3, #0]
 800ed4c:	b29b      	uxth	r3, r3
 800ed4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed56:	853b      	strh	r3, [r7, #40]	; 0x28
 800ed58:	687a      	ldr	r2, [r7, #4]
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	009b      	lsls	r3, r3, #2
 800ed60:	441a      	add	r2, r3
 800ed62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ed64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ed68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ed6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ed70:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ed74:	b29b      	uxth	r3, r3
 800ed76:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	781b      	ldrb	r3, [r3, #0]
 800ed7e:	009b      	lsls	r3, r3, #2
 800ed80:	4413      	add	r3, r2
 800ed82:	881b      	ldrh	r3, [r3, #0]
 800ed84:	b29b      	uxth	r3, r3
 800ed86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed8e:	84fb      	strh	r3, [r7, #38]	; 0x26
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	009b      	lsls	r3, r3, #2
 800ed98:	441a      	add	r2, r3
 800ed9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ed9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eda0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eda4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800eda8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edac:	b29b      	uxth	r3, r3
 800edae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800edb0:	687a      	ldr	r2, [r7, #4]
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	781b      	ldrb	r3, [r3, #0]
 800edb6:	009b      	lsls	r3, r3, #2
 800edb8:	4413      	add	r3, r2
 800edba:	881b      	ldrh	r3, [r3, #0]
 800edbc:	b29b      	uxth	r3, r3
 800edbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800edc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800edc6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800edc8:	687a      	ldr	r2, [r7, #4]
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	781b      	ldrb	r3, [r3, #0]
 800edce:	009b      	lsls	r3, r3, #2
 800edd0:	441a      	add	r2, r3
 800edd2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800edd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800eddc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ede0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ede8:	687a      	ldr	r2, [r7, #4]
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	781b      	ldrb	r3, [r3, #0]
 800edee:	009b      	lsls	r3, r3, #2
 800edf0:	4413      	add	r3, r2
 800edf2:	881b      	ldrh	r3, [r3, #0]
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800edfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edfe:	847b      	strh	r3, [r7, #34]	; 0x22
 800ee00:	687a      	ldr	r2, [r7, #4]
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	441a      	add	r2, r3
 800ee0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ee0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ee10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ee14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ee18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee1c:	b29b      	uxth	r3, r3
 800ee1e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ee20:	2300      	movs	r3, #0
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3734      	adds	r7, #52	; 0x34
 800ee26:	46bd      	mov	sp, r7
 800ee28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2c:	4770      	bx	lr

0800ee2e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ee2e:	b580      	push	{r7, lr}
 800ee30:	b0c2      	sub	sp, #264	; 0x108
 800ee32:	af00      	add	r7, sp, #0
 800ee34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee3c:	6018      	str	r0, [r3, #0]
 800ee3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee46:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ee48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	785b      	ldrb	r3, [r3, #1]
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	f040 867b 	bne.w	800fb50 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800ee5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	699a      	ldr	r2, [r3, #24]
 800ee66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	691b      	ldr	r3, [r3, #16]
 800ee72:	429a      	cmp	r2, r3
 800ee74:	d908      	bls.n	800ee88 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800ee76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	691b      	ldr	r3, [r3, #16]
 800ee82:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ee86:	e007      	b.n	800ee98 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800ee88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	699b      	ldr	r3, [r3, #24]
 800ee94:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ee98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	7b1b      	ldrb	r3, [r3, #12]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d13a      	bne.n	800ef1e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800eea8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eeac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	6959      	ldr	r1, [r3, #20]
 800eeb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eeb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	88da      	ldrh	r2, [r3, #6]
 800eec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800eeca:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800eece:	6800      	ldr	r0, [r0, #0]
 800eed0:	f001 fc1d 	bl	801070e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800eed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eed8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	613b      	str	r3, [r7, #16]
 800eee0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eee4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800eeee:	b29b      	uxth	r3, r3
 800eef0:	461a      	mov	r2, r3
 800eef2:	693b      	ldr	r3, [r7, #16]
 800eef4:	4413      	add	r3, r2
 800eef6:	613b      	str	r3, [r7, #16]
 800eef8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eefc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	781b      	ldrb	r3, [r3, #0]
 800ef04:	00da      	lsls	r2, r3, #3
 800ef06:	693b      	ldr	r3, [r7, #16]
 800ef08:	4413      	add	r3, r2
 800ef0a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ef0e:	60fb      	str	r3, [r7, #12]
 800ef10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ef14:	b29a      	uxth	r2, r3
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	801a      	strh	r2, [r3, #0]
 800ef1a:	f000 bde3 	b.w	800fae4 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ef1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	78db      	ldrb	r3, [r3, #3]
 800ef2a:	2b02      	cmp	r3, #2
 800ef2c:	f040 843a 	bne.w	800f7a4 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ef30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	6a1a      	ldr	r2, [r3, #32]
 800ef3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	691b      	ldr	r3, [r3, #16]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	f240 83b7 	bls.w	800f6bc <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ef4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	781b      	ldrb	r3, [r3, #0]
 800ef64:	009b      	lsls	r3, r3, #2
 800ef66:	4413      	add	r3, r2
 800ef68:	881b      	ldrh	r3, [r3, #0]
 800ef6a:	b29b      	uxth	r3, r3
 800ef6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ef70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef74:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800ef78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef7c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef80:	681a      	ldr	r2, [r3, #0]
 800ef82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	781b      	ldrb	r3, [r3, #0]
 800ef8e:	009b      	lsls	r3, r3, #2
 800ef90:	441a      	add	r2, r3
 800ef92:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ef96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ef9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ef9e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800efa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efa6:	b29b      	uxth	r3, r3
 800efa8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800efaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	6a1a      	ldr	r2, [r3, #32]
 800efb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800efba:	1ad2      	subs	r2, r2, r3
 800efbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800efc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800efd0:	681a      	ldr	r2, [r3, #0]
 800efd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	009b      	lsls	r3, r3, #2
 800efe0:	4413      	add	r3, r2
 800efe2:	881b      	ldrh	r3, [r3, #0]
 800efe4:	b29b      	uxth	r3, r3
 800efe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efea:	2b00      	cmp	r3, #0
 800efec:	f000 81b3 	beq.w	800f356 <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800eff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eff4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	633b      	str	r3, [r7, #48]	; 0x30
 800effc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f000:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	785b      	ldrb	r3, [r3, #1]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d16d      	bne.n	800f0e8 <USB_EPStartXfer+0x2ba>
 800f00c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f010:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	62bb      	str	r3, [r7, #40]	; 0x28
 800f018:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f01c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f026:	b29b      	uxth	r3, r3
 800f028:	461a      	mov	r2, r3
 800f02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f02c:	4413      	add	r3, r2
 800f02e:	62bb      	str	r3, [r7, #40]	; 0x28
 800f030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f034:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	781b      	ldrb	r3, [r3, #0]
 800f03c:	00da      	lsls	r2, r3, #3
 800f03e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f040:	4413      	add	r3, r2
 800f042:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f046:	627b      	str	r3, [r7, #36]	; 0x24
 800f048:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f04c:	2b3e      	cmp	r3, #62	; 0x3e
 800f04e:	d91c      	bls.n	800f08a <USB_EPStartXfer+0x25c>
 800f050:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f054:	095b      	lsrs	r3, r3, #5
 800f056:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f05a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f05e:	f003 031f 	and.w	r3, r3, #31
 800f062:	2b00      	cmp	r3, #0
 800f064:	d104      	bne.n	800f070 <USB_EPStartXfer+0x242>
 800f066:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f06a:	3b01      	subs	r3, #1
 800f06c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f070:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f074:	b29b      	uxth	r3, r3
 800f076:	029b      	lsls	r3, r3, #10
 800f078:	b29b      	uxth	r3, r3
 800f07a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f07e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f082:	b29a      	uxth	r2, r3
 800f084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f086:	801a      	strh	r2, [r3, #0]
 800f088:	e053      	b.n	800f132 <USB_EPStartXfer+0x304>
 800f08a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d112      	bne.n	800f0b8 <USB_EPStartXfer+0x28a>
 800f092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f094:	881b      	ldrh	r3, [r3, #0]
 800f096:	b29b      	uxth	r3, r3
 800f098:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f09c:	b29a      	uxth	r2, r3
 800f09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0a0:	801a      	strh	r2, [r3, #0]
 800f0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0a4:	881b      	ldrh	r3, [r3, #0]
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0b0:	b29a      	uxth	r2, r3
 800f0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0b4:	801a      	strh	r2, [r3, #0]
 800f0b6:	e03c      	b.n	800f132 <USB_EPStartXfer+0x304>
 800f0b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f0bc:	085b      	lsrs	r3, r3, #1
 800f0be:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f0c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f0c6:	f003 0301 	and.w	r3, r3, #1
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d004      	beq.n	800f0d8 <USB_EPStartXfer+0x2aa>
 800f0ce:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f0d2:	3301      	adds	r3, #1
 800f0d4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f0d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f0dc:	b29b      	uxth	r3, r3
 800f0de:	029b      	lsls	r3, r3, #10
 800f0e0:	b29a      	uxth	r2, r3
 800f0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e4:	801a      	strh	r2, [r3, #0]
 800f0e6:	e024      	b.n	800f132 <USB_EPStartXfer+0x304>
 800f0e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	785b      	ldrb	r3, [r3, #1]
 800f0f4:	2b01      	cmp	r3, #1
 800f0f6:	d11c      	bne.n	800f132 <USB_EPStartXfer+0x304>
 800f0f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f106:	b29b      	uxth	r3, r3
 800f108:	461a      	mov	r2, r3
 800f10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f10c:	4413      	add	r3, r2
 800f10e:	633b      	str	r3, [r7, #48]	; 0x30
 800f110:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f114:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	781b      	ldrb	r3, [r3, #0]
 800f11c:	00da      	lsls	r2, r3, #3
 800f11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f120:	4413      	add	r3, r2
 800f122:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f126:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f128:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f12c:	b29a      	uxth	r2, r3
 800f12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f130:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f132:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f136:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	895b      	ldrh	r3, [r3, #10]
 800f13e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f142:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f146:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	6959      	ldr	r1, [r3, #20]
 800f14e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f152:	b29b      	uxth	r3, r3
 800f154:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f158:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f15c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f160:	6800      	ldr	r0, [r0, #0]
 800f162:	f001 fad4 	bl	801070e <USB_WritePMA>
            ep->xfer_buff += len;
 800f166:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f16a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	695a      	ldr	r2, [r3, #20]
 800f172:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f176:	441a      	add	r2, r3
 800f178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f17c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f184:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f188:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	6a1a      	ldr	r2, [r3, #32]
 800f190:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f194:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d90f      	bls.n	800f1c0 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800f1a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	6a1a      	ldr	r2, [r3, #32]
 800f1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f1b0:	1ad2      	subs	r2, r2, r3
 800f1b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	621a      	str	r2, [r3, #32]
 800f1be:	e00e      	b.n	800f1de <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800f1c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	6a1b      	ldr	r3, [r3, #32]
 800f1cc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800f1d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	2200      	movs	r2, #0
 800f1dc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f1de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	785b      	ldrb	r3, [r3, #1]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d16d      	bne.n	800f2ca <USB_EPStartXfer+0x49c>
 800f1ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	61bb      	str	r3, [r7, #24]
 800f1fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f208:	b29b      	uxth	r3, r3
 800f20a:	461a      	mov	r2, r3
 800f20c:	69bb      	ldr	r3, [r7, #24]
 800f20e:	4413      	add	r3, r2
 800f210:	61bb      	str	r3, [r7, #24]
 800f212:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f216:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	00da      	lsls	r2, r3, #3
 800f220:	69bb      	ldr	r3, [r7, #24]
 800f222:	4413      	add	r3, r2
 800f224:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f228:	617b      	str	r3, [r7, #20]
 800f22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f22e:	2b3e      	cmp	r3, #62	; 0x3e
 800f230:	d91c      	bls.n	800f26c <USB_EPStartXfer+0x43e>
 800f232:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f236:	095b      	lsrs	r3, r3, #5
 800f238:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f23c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f240:	f003 031f 	and.w	r3, r3, #31
 800f244:	2b00      	cmp	r3, #0
 800f246:	d104      	bne.n	800f252 <USB_EPStartXfer+0x424>
 800f248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f24c:	3b01      	subs	r3, #1
 800f24e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f256:	b29b      	uxth	r3, r3
 800f258:	029b      	lsls	r3, r3, #10
 800f25a:	b29b      	uxth	r3, r3
 800f25c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f260:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f264:	b29a      	uxth	r2, r3
 800f266:	697b      	ldr	r3, [r7, #20]
 800f268:	801a      	strh	r2, [r3, #0]
 800f26a:	e059      	b.n	800f320 <USB_EPStartXfer+0x4f2>
 800f26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f270:	2b00      	cmp	r3, #0
 800f272:	d112      	bne.n	800f29a <USB_EPStartXfer+0x46c>
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	881b      	ldrh	r3, [r3, #0]
 800f278:	b29b      	uxth	r3, r3
 800f27a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f27e:	b29a      	uxth	r2, r3
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	801a      	strh	r2, [r3, #0]
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	881b      	ldrh	r3, [r3, #0]
 800f288:	b29b      	uxth	r3, r3
 800f28a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f28e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f292:	b29a      	uxth	r2, r3
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	801a      	strh	r2, [r3, #0]
 800f298:	e042      	b.n	800f320 <USB_EPStartXfer+0x4f2>
 800f29a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f29e:	085b      	lsrs	r3, r3, #1
 800f2a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f2a8:	f003 0301 	and.w	r3, r3, #1
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d004      	beq.n	800f2ba <USB_EPStartXfer+0x48c>
 800f2b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f2b4:	3301      	adds	r3, #1
 800f2b6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f2ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800f2be:	b29b      	uxth	r3, r3
 800f2c0:	029b      	lsls	r3, r3, #10
 800f2c2:	b29a      	uxth	r2, r3
 800f2c4:	697b      	ldr	r3, [r7, #20]
 800f2c6:	801a      	strh	r2, [r3, #0]
 800f2c8:	e02a      	b.n	800f320 <USB_EPStartXfer+0x4f2>
 800f2ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	785b      	ldrb	r3, [r3, #1]
 800f2d6:	2b01      	cmp	r3, #1
 800f2d8:	d122      	bne.n	800f320 <USB_EPStartXfer+0x4f2>
 800f2da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	623b      	str	r3, [r7, #32]
 800f2e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f2f4:	b29b      	uxth	r3, r3
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	6a3b      	ldr	r3, [r7, #32]
 800f2fa:	4413      	add	r3, r2
 800f2fc:	623b      	str	r3, [r7, #32]
 800f2fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f302:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	781b      	ldrb	r3, [r3, #0]
 800f30a:	00da      	lsls	r2, r3, #3
 800f30c:	6a3b      	ldr	r3, [r7, #32]
 800f30e:	4413      	add	r3, r2
 800f310:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f314:	61fb      	str	r3, [r7, #28]
 800f316:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f31a:	b29a      	uxth	r2, r3
 800f31c:	69fb      	ldr	r3, [r7, #28]
 800f31e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	891b      	ldrh	r3, [r3, #8]
 800f32c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f330:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f334:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	6959      	ldr	r1, [r3, #20]
 800f33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f340:	b29b      	uxth	r3, r3
 800f342:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f346:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f34a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f34e:	6800      	ldr	r0, [r0, #0]
 800f350:	f001 f9dd 	bl	801070e <USB_WritePMA>
 800f354:	e3c6      	b.n	800fae4 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f35a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	785b      	ldrb	r3, [r3, #1]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d16d      	bne.n	800f442 <USB_EPStartXfer+0x614>
 800f366:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f36a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	64bb      	str	r3, [r7, #72]	; 0x48
 800f372:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f376:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f380:	b29b      	uxth	r3, r3
 800f382:	461a      	mov	r2, r3
 800f384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f386:	4413      	add	r3, r2
 800f388:	64bb      	str	r3, [r7, #72]	; 0x48
 800f38a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f38e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	781b      	ldrb	r3, [r3, #0]
 800f396:	00da      	lsls	r2, r3, #3
 800f398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f39a:	4413      	add	r3, r2
 800f39c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f3a0:	647b      	str	r3, [r7, #68]	; 0x44
 800f3a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f3a6:	2b3e      	cmp	r3, #62	; 0x3e
 800f3a8:	d91c      	bls.n	800f3e4 <USB_EPStartXfer+0x5b6>
 800f3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f3ae:	095b      	lsrs	r3, r3, #5
 800f3b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f3b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f3b8:	f003 031f 	and.w	r3, r3, #31
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d104      	bne.n	800f3ca <USB_EPStartXfer+0x59c>
 800f3c0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f3c4:	3b01      	subs	r3, #1
 800f3c6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f3ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f3ce:	b29b      	uxth	r3, r3
 800f3d0:	029b      	lsls	r3, r3, #10
 800f3d2:	b29b      	uxth	r3, r3
 800f3d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f3d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f3dc:	b29a      	uxth	r2, r3
 800f3de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3e0:	801a      	strh	r2, [r3, #0]
 800f3e2:	e059      	b.n	800f498 <USB_EPStartXfer+0x66a>
 800f3e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d112      	bne.n	800f412 <USB_EPStartXfer+0x5e4>
 800f3ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3ee:	881b      	ldrh	r3, [r3, #0]
 800f3f0:	b29b      	uxth	r3, r3
 800f3f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f3f6:	b29a      	uxth	r2, r3
 800f3f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3fa:	801a      	strh	r2, [r3, #0]
 800f3fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3fe:	881b      	ldrh	r3, [r3, #0]
 800f400:	b29b      	uxth	r3, r3
 800f402:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f406:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f40e:	801a      	strh	r2, [r3, #0]
 800f410:	e042      	b.n	800f498 <USB_EPStartXfer+0x66a>
 800f412:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f416:	085b      	lsrs	r3, r3, #1
 800f418:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f41c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f420:	f003 0301 	and.w	r3, r3, #1
 800f424:	2b00      	cmp	r3, #0
 800f426:	d004      	beq.n	800f432 <USB_EPStartXfer+0x604>
 800f428:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f42c:	3301      	adds	r3, #1
 800f42e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f432:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800f436:	b29b      	uxth	r3, r3
 800f438:	029b      	lsls	r3, r3, #10
 800f43a:	b29a      	uxth	r2, r3
 800f43c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f43e:	801a      	strh	r2, [r3, #0]
 800f440:	e02a      	b.n	800f498 <USB_EPStartXfer+0x66a>
 800f442:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f446:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	785b      	ldrb	r3, [r3, #1]
 800f44e:	2b01      	cmp	r3, #1
 800f450:	d122      	bne.n	800f498 <USB_EPStartXfer+0x66a>
 800f452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f456:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	653b      	str	r3, [r7, #80]	; 0x50
 800f45e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f462:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f46c:	b29b      	uxth	r3, r3
 800f46e:	461a      	mov	r2, r3
 800f470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f472:	4413      	add	r3, r2
 800f474:	653b      	str	r3, [r7, #80]	; 0x50
 800f476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f47a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	781b      	ldrb	r3, [r3, #0]
 800f482:	00da      	lsls	r2, r3, #3
 800f484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f486:	4413      	add	r3, r2
 800f488:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f48c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f48e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f492:	b29a      	uxth	r2, r3
 800f494:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f496:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f49c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	891b      	ldrh	r3, [r3, #8]
 800f4a4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f4a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	6959      	ldr	r1, [r3, #20]
 800f4b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4b8:	b29b      	uxth	r3, r3
 800f4ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f4be:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f4c2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f4c6:	6800      	ldr	r0, [r0, #0]
 800f4c8:	f001 f921 	bl	801070e <USB_WritePMA>
            ep->xfer_buff += len;
 800f4cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	695a      	ldr	r2, [r3, #20]
 800f4d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4dc:	441a      	add	r2, r3
 800f4de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f4ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	6a1a      	ldr	r2, [r3, #32]
 800f4f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	691b      	ldr	r3, [r3, #16]
 800f502:	429a      	cmp	r2, r3
 800f504:	d90f      	bls.n	800f526 <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800f506:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f50a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	6a1a      	ldr	r2, [r3, #32]
 800f512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f516:	1ad2      	subs	r2, r2, r3
 800f518:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f51c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	621a      	str	r2, [r3, #32]
 800f524:	e00e      	b.n	800f544 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800f526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f52a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	6a1b      	ldr	r3, [r3, #32]
 800f532:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800f536:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f53a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	2200      	movs	r2, #0
 800f542:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f544:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f548:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	643b      	str	r3, [r7, #64]	; 0x40
 800f550:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f554:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	785b      	ldrb	r3, [r3, #1]
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d16d      	bne.n	800f63c <USB_EPStartXfer+0x80e>
 800f560:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f564:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	63bb      	str	r3, [r7, #56]	; 0x38
 800f56c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f570:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f57a:	b29b      	uxth	r3, r3
 800f57c:	461a      	mov	r2, r3
 800f57e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f580:	4413      	add	r3, r2
 800f582:	63bb      	str	r3, [r7, #56]	; 0x38
 800f584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f588:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	781b      	ldrb	r3, [r3, #0]
 800f590:	00da      	lsls	r2, r3, #3
 800f592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f594:	4413      	add	r3, r2
 800f596:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f59a:	637b      	str	r3, [r7, #52]	; 0x34
 800f59c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f5a0:	2b3e      	cmp	r3, #62	; 0x3e
 800f5a2:	d91c      	bls.n	800f5de <USB_EPStartXfer+0x7b0>
 800f5a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f5a8:	095b      	lsrs	r3, r3, #5
 800f5aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f5ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f5b2:	f003 031f 	and.w	r3, r3, #31
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d104      	bne.n	800f5c4 <USB_EPStartXfer+0x796>
 800f5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800f5be:	3b01      	subs	r3, #1
 800f5c0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f5c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	029b      	lsls	r3, r3, #10
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f5d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f5d6:	b29a      	uxth	r2, r3
 800f5d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5da:	801a      	strh	r2, [r3, #0]
 800f5dc:	e053      	b.n	800f686 <USB_EPStartXfer+0x858>
 800f5de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d112      	bne.n	800f60c <USB_EPStartXfer+0x7de>
 800f5e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5e8:	881b      	ldrh	r3, [r3, #0]
 800f5ea:	b29b      	uxth	r3, r3
 800f5ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f5f0:	b29a      	uxth	r2, r3
 800f5f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5f4:	801a      	strh	r2, [r3, #0]
 800f5f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5f8:	881b      	ldrh	r3, [r3, #0]
 800f5fa:	b29b      	uxth	r3, r3
 800f5fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f600:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f604:	b29a      	uxth	r2, r3
 800f606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f608:	801a      	strh	r2, [r3, #0]
 800f60a:	e03c      	b.n	800f686 <USB_EPStartXfer+0x858>
 800f60c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f610:	085b      	lsrs	r3, r3, #1
 800f612:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f616:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f61a:	f003 0301 	and.w	r3, r3, #1
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d004      	beq.n	800f62c <USB_EPStartXfer+0x7fe>
 800f622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800f626:	3301      	adds	r3, #1
 800f628:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800f630:	b29b      	uxth	r3, r3
 800f632:	029b      	lsls	r3, r3, #10
 800f634:	b29a      	uxth	r2, r3
 800f636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f638:	801a      	strh	r2, [r3, #0]
 800f63a:	e024      	b.n	800f686 <USB_EPStartXfer+0x858>
 800f63c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f640:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	785b      	ldrb	r3, [r3, #1]
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d11c      	bne.n	800f686 <USB_EPStartXfer+0x858>
 800f64c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f650:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f65a:	b29b      	uxth	r3, r3
 800f65c:	461a      	mov	r2, r3
 800f65e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f660:	4413      	add	r3, r2
 800f662:	643b      	str	r3, [r7, #64]	; 0x40
 800f664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	781b      	ldrb	r3, [r3, #0]
 800f670:	00da      	lsls	r2, r3, #3
 800f672:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f674:	4413      	add	r3, r2
 800f676:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f67a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f67c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f680:	b29a      	uxth	r2, r3
 800f682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f684:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f686:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f68a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	895b      	ldrh	r3, [r3, #10]
 800f692:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f69a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	6959      	ldr	r1, [r3, #20]
 800f6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f6a6:	b29b      	uxth	r3, r3
 800f6a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f6ac:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f6b0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f6b4:	6800      	ldr	r0, [r0, #0]
 800f6b6:	f001 f82a 	bl	801070e <USB_WritePMA>
 800f6ba:	e213      	b.n	800fae4 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f6bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	6a1b      	ldr	r3, [r3, #32]
 800f6c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f6cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f6d4:	681a      	ldr	r2, [r3, #0]
 800f6d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	009b      	lsls	r3, r3, #2
 800f6e4:	4413      	add	r3, r2
 800f6e6:	881b      	ldrh	r3, [r3, #0]
 800f6e8:	b29b      	uxth	r3, r3
 800f6ea:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800f6ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800f6f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f6fe:	681a      	ldr	r2, [r3, #0]
 800f700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	781b      	ldrb	r3, [r3, #0]
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	441a      	add	r2, r3
 800f710:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800f714:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f718:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f71c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f724:	b29b      	uxth	r3, r3
 800f726:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f728:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f72c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f734:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f738:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f742:	b29b      	uxth	r3, r3
 800f744:	461a      	mov	r2, r3
 800f746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f748:	4413      	add	r3, r2
 800f74a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f74c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f750:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	00da      	lsls	r2, r3, #3
 800f75a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f75c:	4413      	add	r3, r2
 800f75e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f762:	65bb      	str	r3, [r7, #88]	; 0x58
 800f764:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f768:	b29a      	uxth	r2, r3
 800f76a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f76c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f76e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f772:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	891b      	ldrh	r3, [r3, #8]
 800f77a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f77e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f782:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	6959      	ldr	r1, [r3, #20]
 800f78a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f78e:	b29b      	uxth	r3, r3
 800f790:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f794:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f798:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f79c:	6800      	ldr	r0, [r0, #0]
 800f79e:	f000 ffb6 	bl	801070e <USB_WritePMA>
 800f7a2:	e19f      	b.n	800fae4 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f7a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	6a1a      	ldr	r2, [r3, #32]
 800f7b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f7b4:	1ad2      	subs	r2, r2, r3
 800f7b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f7c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f7ca:	681a      	ldr	r2, [r3, #0]
 800f7cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	781b      	ldrb	r3, [r3, #0]
 800f7d8:	009b      	lsls	r3, r3, #2
 800f7da:	4413      	add	r3, r2
 800f7dc:	881b      	ldrh	r3, [r3, #0]
 800f7de:	b29b      	uxth	r3, r3
 800f7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f000 80bc 	beq.w	800f962 <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f7ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	673b      	str	r3, [r7, #112]	; 0x70
 800f7f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	785b      	ldrb	r3, [r3, #1]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d16d      	bne.n	800f8e2 <USB_EPStartXfer+0xab4>
 800f806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f80a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	66bb      	str	r3, [r7, #104]	; 0x68
 800f812:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f816:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f820:	b29b      	uxth	r3, r3
 800f822:	461a      	mov	r2, r3
 800f824:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f826:	4413      	add	r3, r2
 800f828:	66bb      	str	r3, [r7, #104]	; 0x68
 800f82a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f82e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	00da      	lsls	r2, r3, #3
 800f838:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f83a:	4413      	add	r3, r2
 800f83c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f840:	667b      	str	r3, [r7, #100]	; 0x64
 800f842:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f846:	2b3e      	cmp	r3, #62	; 0x3e
 800f848:	d91c      	bls.n	800f884 <USB_EPStartXfer+0xa56>
 800f84a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f84e:	095b      	lsrs	r3, r3, #5
 800f850:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f854:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f858:	f003 031f 	and.w	r3, r3, #31
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d104      	bne.n	800f86a <USB_EPStartXfer+0xa3c>
 800f860:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f864:	3b01      	subs	r3, #1
 800f866:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f86a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f86e:	b29b      	uxth	r3, r3
 800f870:	029b      	lsls	r3, r3, #10
 800f872:	b29b      	uxth	r3, r3
 800f874:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f878:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f87c:	b29a      	uxth	r2, r3
 800f87e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f880:	801a      	strh	r2, [r3, #0]
 800f882:	e053      	b.n	800f92c <USB_EPStartXfer+0xafe>
 800f884:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d112      	bne.n	800f8b2 <USB_EPStartXfer+0xa84>
 800f88c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f88e:	881b      	ldrh	r3, [r3, #0]
 800f890:	b29b      	uxth	r3, r3
 800f892:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f896:	b29a      	uxth	r2, r3
 800f898:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f89a:	801a      	strh	r2, [r3, #0]
 800f89c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f89e:	881b      	ldrh	r3, [r3, #0]
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f8a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f8aa:	b29a      	uxth	r2, r3
 800f8ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f8ae:	801a      	strh	r2, [r3, #0]
 800f8b0:	e03c      	b.n	800f92c <USB_EPStartXfer+0xafe>
 800f8b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f8b6:	085b      	lsrs	r3, r3, #1
 800f8b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f8bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f8c0:	f003 0301 	and.w	r3, r3, #1
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d004      	beq.n	800f8d2 <USB_EPStartXfer+0xaa4>
 800f8c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f8d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f8d6:	b29b      	uxth	r3, r3
 800f8d8:	029b      	lsls	r3, r3, #10
 800f8da:	b29a      	uxth	r2, r3
 800f8dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f8de:	801a      	strh	r2, [r3, #0]
 800f8e0:	e024      	b.n	800f92c <USB_EPStartXfer+0xafe>
 800f8e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	785b      	ldrb	r3, [r3, #1]
 800f8ee:	2b01      	cmp	r3, #1
 800f8f0:	d11c      	bne.n	800f92c <USB_EPStartXfer+0xafe>
 800f8f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f900:	b29b      	uxth	r3, r3
 800f902:	461a      	mov	r2, r3
 800f904:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f906:	4413      	add	r3, r2
 800f908:	673b      	str	r3, [r7, #112]	; 0x70
 800f90a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f90e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	00da      	lsls	r2, r3, #3
 800f918:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f91a:	4413      	add	r3, r2
 800f91c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f920:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f922:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f926:	b29a      	uxth	r2, r3
 800f928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f92a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f92c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f930:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	895b      	ldrh	r3, [r3, #10]
 800f938:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f93c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f940:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	6959      	ldr	r1, [r3, #20]
 800f948:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f94c:	b29b      	uxth	r3, r3
 800f94e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f952:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f956:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f95a:	6800      	ldr	r0, [r0, #0]
 800f95c:	f000 fed7 	bl	801070e <USB_WritePMA>
 800f960:	e0c0      	b.n	800fae4 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f962:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f966:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	785b      	ldrb	r3, [r3, #1]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d16d      	bne.n	800fa4e <USB_EPStartXfer+0xc20>
 800f972:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f976:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f97e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f982:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f98c:	b29b      	uxth	r3, r3
 800f98e:	461a      	mov	r2, r3
 800f990:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f992:	4413      	add	r3, r2
 800f994:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f996:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f99a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	781b      	ldrb	r3, [r3, #0]
 800f9a2:	00da      	lsls	r2, r3, #3
 800f9a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f9a6:	4413      	add	r3, r2
 800f9a8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f9ac:	67bb      	str	r3, [r7, #120]	; 0x78
 800f9ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9b2:	2b3e      	cmp	r3, #62	; 0x3e
 800f9b4:	d91c      	bls.n	800f9f0 <USB_EPStartXfer+0xbc2>
 800f9b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9ba:	095b      	lsrs	r3, r3, #5
 800f9bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f9c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9c4:	f003 031f 	and.w	r3, r3, #31
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d104      	bne.n	800f9d6 <USB_EPStartXfer+0xba8>
 800f9cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f9d0:	3b01      	subs	r3, #1
 800f9d2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f9d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f9da:	b29b      	uxth	r3, r3
 800f9dc:	029b      	lsls	r3, r3, #10
 800f9de:	b29b      	uxth	r3, r3
 800f9e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9e8:	b29a      	uxth	r2, r3
 800f9ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f9ec:	801a      	strh	r2, [r3, #0]
 800f9ee:	e05f      	b.n	800fab0 <USB_EPStartXfer+0xc82>
 800f9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d112      	bne.n	800fa1e <USB_EPStartXfer+0xbf0>
 800f9f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f9fa:	881b      	ldrh	r3, [r3, #0]
 800f9fc:	b29b      	uxth	r3, r3
 800f9fe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800fa02:	b29a      	uxth	r2, r3
 800fa04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa06:	801a      	strh	r2, [r3, #0]
 800fa08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa0a:	881b      	ldrh	r3, [r3, #0]
 800fa0c:	b29b      	uxth	r3, r3
 800fa0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa16:	b29a      	uxth	r2, r3
 800fa18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa1a:	801a      	strh	r2, [r3, #0]
 800fa1c:	e048      	b.n	800fab0 <USB_EPStartXfer+0xc82>
 800fa1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa22:	085b      	lsrs	r3, r3, #1
 800fa24:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800fa28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa2c:	f003 0301 	and.w	r3, r3, #1
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d004      	beq.n	800fa3e <USB_EPStartXfer+0xc10>
 800fa34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800fa38:	3301      	adds	r3, #1
 800fa3a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800fa3e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800fa42:	b29b      	uxth	r3, r3
 800fa44:	029b      	lsls	r3, r3, #10
 800fa46:	b29a      	uxth	r2, r3
 800fa48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa4a:	801a      	strh	r2, [r3, #0]
 800fa4c:	e030      	b.n	800fab0 <USB_EPStartXfer+0xc82>
 800fa4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	785b      	ldrb	r3, [r3, #1]
 800fa5a:	2b01      	cmp	r3, #1
 800fa5c:	d128      	bne.n	800fab0 <USB_EPStartXfer+0xc82>
 800fa5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fa6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa70:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fa7a:	b29b      	uxth	r3, r3
 800fa7c:	461a      	mov	r2, r3
 800fa7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fa82:	4413      	add	r3, r2
 800fa84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fa88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	00da      	lsls	r2, r3, #3
 800fa96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fa9a:	4413      	add	r3, r2
 800fa9c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800faa0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800faa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800faa8:	b29a      	uxth	r2, r3
 800faaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800faae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800fab0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	891b      	ldrh	r3, [r3, #8]
 800fabc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	6959      	ldr	r1, [r3, #20]
 800facc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fad0:	b29b      	uxth	r3, r3
 800fad2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fad6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fada:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fade:	6800      	ldr	r0, [r0, #0]
 800fae0:	f000 fe15 	bl	801070e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800fae4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fae8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800faec:	681a      	ldr	r2, [r3, #0]
 800faee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800faf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	009b      	lsls	r3, r3, #2
 800fafc:	4413      	add	r3, r2
 800fafe:	881b      	ldrh	r3, [r3, #0]
 800fb00:	b29b      	uxth	r3, r3
 800fb02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fb06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb0a:	817b      	strh	r3, [r7, #10]
 800fb0c:	897b      	ldrh	r3, [r7, #10]
 800fb0e:	f083 0310 	eor.w	r3, r3, #16
 800fb12:	817b      	strh	r3, [r7, #10]
 800fb14:	897b      	ldrh	r3, [r7, #10]
 800fb16:	f083 0320 	eor.w	r3, r3, #32
 800fb1a:	817b      	strh	r3, [r7, #10]
 800fb1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb24:	681a      	ldr	r2, [r3, #0]
 800fb26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	781b      	ldrb	r3, [r3, #0]
 800fb32:	009b      	lsls	r3, r3, #2
 800fb34:	441a      	add	r2, r3
 800fb36:	897b      	ldrh	r3, [r7, #10]
 800fb38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fb3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fb40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb48:	b29b      	uxth	r3, r3
 800fb4a:	8013      	strh	r3, [r2, #0]
 800fb4c:	f000 bc9f 	b.w	801048e <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800fb50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	7b1b      	ldrb	r3, [r3, #12]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f040 80ae 	bne.w	800fcbe <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800fb62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	699a      	ldr	r2, [r3, #24]
 800fb6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	691b      	ldr	r3, [r3, #16]
 800fb7a:	429a      	cmp	r2, r3
 800fb7c:	d917      	bls.n	800fbae <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800fb7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	691b      	ldr	r3, [r3, #16]
 800fb8a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800fb8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	699a      	ldr	r2, [r3, #24]
 800fb9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb9e:	1ad2      	subs	r2, r2, r3
 800fba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fba4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	619a      	str	r2, [r3, #24]
 800fbac:	e00e      	b.n	800fbcc <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800fbae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	699b      	ldr	r3, [r3, #24]
 800fbba:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800fbbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	2200      	movs	r2, #0
 800fbca:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800fbcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fbda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbde:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fbe8:	b29b      	uxth	r3, r3
 800fbea:	461a      	mov	r2, r3
 800fbec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fbf0:	4413      	add	r3, r2
 800fbf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fbf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	781b      	ldrb	r3, [r3, #0]
 800fc02:	00da      	lsls	r2, r3, #3
 800fc04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fc08:	4413      	add	r3, r2
 800fc0a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fc0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800fc12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc16:	2b3e      	cmp	r3, #62	; 0x3e
 800fc18:	d91d      	bls.n	800fc56 <USB_EPStartXfer+0xe28>
 800fc1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc1e:	095b      	lsrs	r3, r3, #5
 800fc20:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800fc24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc28:	f003 031f 	and.w	r3, r3, #31
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d104      	bne.n	800fc3a <USB_EPStartXfer+0xe0c>
 800fc30:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800fc34:	3b01      	subs	r3, #1
 800fc36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800fc3a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800fc3e:	b29b      	uxth	r3, r3
 800fc40:	029b      	lsls	r3, r3, #10
 800fc42:	b29b      	uxth	r3, r3
 800fc44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc4c:	b29a      	uxth	r2, r3
 800fc4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fc52:	801a      	strh	r2, [r3, #0]
 800fc54:	e3e1      	b.n	801041a <USB_EPStartXfer+0x15ec>
 800fc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d116      	bne.n	800fc8c <USB_EPStartXfer+0xe5e>
 800fc5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fc62:	881b      	ldrh	r3, [r3, #0]
 800fc64:	b29b      	uxth	r3, r3
 800fc66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800fc6a:	b29a      	uxth	r2, r3
 800fc6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fc70:	801a      	strh	r2, [r3, #0]
 800fc72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fc76:	881b      	ldrh	r3, [r3, #0]
 800fc78:	b29b      	uxth	r3, r3
 800fc7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc82:	b29a      	uxth	r2, r3
 800fc84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fc88:	801a      	strh	r2, [r3, #0]
 800fc8a:	e3c6      	b.n	801041a <USB_EPStartXfer+0x15ec>
 800fc8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc90:	085b      	lsrs	r3, r3, #1
 800fc92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800fc96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc9a:	f003 0301 	and.w	r3, r3, #1
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d004      	beq.n	800fcac <USB_EPStartXfer+0xe7e>
 800fca2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800fca6:	3301      	adds	r3, #1
 800fca8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800fcac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800fcb0:	b29b      	uxth	r3, r3
 800fcb2:	029b      	lsls	r3, r3, #10
 800fcb4:	b29a      	uxth	r2, r3
 800fcb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fcba:	801a      	strh	r2, [r3, #0]
 800fcbc:	e3ad      	b.n	801041a <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800fcbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	78db      	ldrb	r3, [r3, #3]
 800fcca:	2b02      	cmp	r3, #2
 800fccc:	f040 8200 	bne.w	80100d0 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800fcd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	785b      	ldrb	r3, [r3, #1]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f040 8091 	bne.w	800fe04 <USB_EPStartXfer+0xfd6>
 800fce2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fce6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fcf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcf4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	461a      	mov	r2, r3
 800fd02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fd06:	4413      	add	r3, r2
 800fd08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fd0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	781b      	ldrb	r3, [r3, #0]
 800fd18:	00da      	lsls	r2, r3, #3
 800fd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fd1e:	4413      	add	r3, r2
 800fd20:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fd24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800fd28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	691b      	ldr	r3, [r3, #16]
 800fd34:	2b3e      	cmp	r3, #62	; 0x3e
 800fd36:	d925      	bls.n	800fd84 <USB_EPStartXfer+0xf56>
 800fd38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	691b      	ldr	r3, [r3, #16]
 800fd44:	095b      	lsrs	r3, r3, #5
 800fd46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800fd4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	691b      	ldr	r3, [r3, #16]
 800fd56:	f003 031f 	and.w	r3, r3, #31
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d104      	bne.n	800fd68 <USB_EPStartXfer+0xf3a>
 800fd5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fd62:	3b01      	subs	r3, #1
 800fd64:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800fd68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fd6c:	b29b      	uxth	r3, r3
 800fd6e:	029b      	lsls	r3, r3, #10
 800fd70:	b29b      	uxth	r3, r3
 800fd72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd7a:	b29a      	uxth	r2, r3
 800fd7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fd80:	801a      	strh	r2, [r3, #0]
 800fd82:	e074      	b.n	800fe6e <USB_EPStartXfer+0x1040>
 800fd84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	691b      	ldr	r3, [r3, #16]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d116      	bne.n	800fdc2 <USB_EPStartXfer+0xf94>
 800fd94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fd98:	881b      	ldrh	r3, [r3, #0]
 800fd9a:	b29b      	uxth	r3, r3
 800fd9c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800fda0:	b29a      	uxth	r2, r3
 800fda2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fda6:	801a      	strh	r2, [r3, #0]
 800fda8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fdac:	881b      	ldrh	r3, [r3, #0]
 800fdae:	b29b      	uxth	r3, r3
 800fdb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fdb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fdb8:	b29a      	uxth	r2, r3
 800fdba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fdbe:	801a      	strh	r2, [r3, #0]
 800fdc0:	e055      	b.n	800fe6e <USB_EPStartXfer+0x1040>
 800fdc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	691b      	ldr	r3, [r3, #16]
 800fdce:	085b      	lsrs	r3, r3, #1
 800fdd0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800fdd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	691b      	ldr	r3, [r3, #16]
 800fde0:	f003 0301 	and.w	r3, r3, #1
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d004      	beq.n	800fdf2 <USB_EPStartXfer+0xfc4>
 800fde8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fdec:	3301      	adds	r3, #1
 800fdee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800fdf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fdf6:	b29b      	uxth	r3, r3
 800fdf8:	029b      	lsls	r3, r3, #10
 800fdfa:	b29a      	uxth	r2, r3
 800fdfc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fe00:	801a      	strh	r2, [r3, #0]
 800fe02:	e034      	b.n	800fe6e <USB_EPStartXfer+0x1040>
 800fe04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	785b      	ldrb	r3, [r3, #1]
 800fe10:	2b01      	cmp	r3, #1
 800fe12:	d12c      	bne.n	800fe6e <USB_EPStartXfer+0x1040>
 800fe14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800fe22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fe30:	b29b      	uxth	r3, r3
 800fe32:	461a      	mov	r2, r3
 800fe34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fe38:	4413      	add	r3, r2
 800fe3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800fe3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	781b      	ldrb	r3, [r3, #0]
 800fe4a:	00da      	lsls	r2, r3, #3
 800fe4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fe50:	4413      	add	r3, r2
 800fe52:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fe56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800fe5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	691b      	ldr	r3, [r3, #16]
 800fe66:	b29a      	uxth	r2, r3
 800fe68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800fe6c:	801a      	strh	r2, [r3, #0]
 800fe6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800fe7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	785b      	ldrb	r3, [r3, #1]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	f040 8091 	bne.w	800ffb0 <USB_EPStartXfer+0x1182>
 800fe8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe92:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800fe9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fea0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800feaa:	b29b      	uxth	r3, r3
 800feac:	461a      	mov	r2, r3
 800feae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800feb2:	4413      	add	r3, r2
 800feb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800feb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800febc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	00da      	lsls	r2, r3, #3
 800fec6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800feca:	4413      	add	r3, r2
 800fecc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fed0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800fed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fed8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	691b      	ldr	r3, [r3, #16]
 800fee0:	2b3e      	cmp	r3, #62	; 0x3e
 800fee2:	d925      	bls.n	800ff30 <USB_EPStartXfer+0x1102>
 800fee4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fee8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	691b      	ldr	r3, [r3, #16]
 800fef0:	095b      	lsrs	r3, r3, #5
 800fef2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800fef6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fefa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	691b      	ldr	r3, [r3, #16]
 800ff02:	f003 031f 	and.w	r3, r3, #31
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d104      	bne.n	800ff14 <USB_EPStartXfer+0x10e6>
 800ff0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff0e:	3b01      	subs	r3, #1
 800ff10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ff14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff18:	b29b      	uxth	r3, r3
 800ff1a:	029b      	lsls	r3, r3, #10
 800ff1c:	b29b      	uxth	r3, r3
 800ff1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff26:	b29a      	uxth	r2, r3
 800ff28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ff2c:	801a      	strh	r2, [r3, #0]
 800ff2e:	e06d      	b.n	801000c <USB_EPStartXfer+0x11de>
 800ff30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	691b      	ldr	r3, [r3, #16]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d116      	bne.n	800ff6e <USB_EPStartXfer+0x1140>
 800ff40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ff44:	881b      	ldrh	r3, [r3, #0]
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ff4c:	b29a      	uxth	r2, r3
 800ff4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ff52:	801a      	strh	r2, [r3, #0]
 800ff54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ff58:	881b      	ldrh	r3, [r3, #0]
 800ff5a:	b29b      	uxth	r3, r3
 800ff5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff64:	b29a      	uxth	r2, r3
 800ff66:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ff6a:	801a      	strh	r2, [r3, #0]
 800ff6c:	e04e      	b.n	801000c <USB_EPStartXfer+0x11de>
 800ff6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	691b      	ldr	r3, [r3, #16]
 800ff7a:	085b      	lsrs	r3, r3, #1
 800ff7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ff80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ff84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	691b      	ldr	r3, [r3, #16]
 800ff8c:	f003 0301 	and.w	r3, r3, #1
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d004      	beq.n	800ff9e <USB_EPStartXfer+0x1170>
 800ff94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff98:	3301      	adds	r3, #1
 800ff9a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ff9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ffa2:	b29b      	uxth	r3, r3
 800ffa4:	029b      	lsls	r3, r3, #10
 800ffa6:	b29a      	uxth	r2, r3
 800ffa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ffac:	801a      	strh	r2, [r3, #0]
 800ffae:	e02d      	b.n	801000c <USB_EPStartXfer+0x11de>
 800ffb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	785b      	ldrb	r3, [r3, #1]
 800ffbc:	2b01      	cmp	r3, #1
 800ffbe:	d125      	bne.n	801000c <USB_EPStartXfer+0x11de>
 800ffc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ffce:	b29b      	uxth	r3, r3
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ffd6:	4413      	add	r3, r2
 800ffd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ffdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffe0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	00da      	lsls	r2, r3, #3
 800ffea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ffee:	4413      	add	r3, r2
 800fff0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fff4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800fff8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fffc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	b29a      	uxth	r2, r3
 8010006:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801000a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801000c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010010:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	69db      	ldr	r3, [r3, #28]
 8010018:	2b00      	cmp	r3, #0
 801001a:	f000 81fe 	beq.w	801041a <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 801001e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010022:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010026:	681a      	ldr	r2, [r3, #0]
 8010028:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801002c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	781b      	ldrb	r3, [r3, #0]
 8010034:	009b      	lsls	r3, r3, #2
 8010036:	4413      	add	r3, r2
 8010038:	881b      	ldrh	r3, [r3, #0]
 801003a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801003e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010046:	2b00      	cmp	r3, #0
 8010048:	d005      	beq.n	8010056 <USB_EPStartXfer+0x1228>
 801004a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801004e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010052:	2b00      	cmp	r3, #0
 8010054:	d10d      	bne.n	8010072 <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010056:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 801005a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801005e:	2b00      	cmp	r3, #0
 8010060:	f040 81db 	bne.w	801041a <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010064:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801006c:	2b00      	cmp	r3, #0
 801006e:	f040 81d4 	bne.w	801041a <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8010072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010076:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801007a:	681a      	ldr	r2, [r3, #0]
 801007c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010080:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	781b      	ldrb	r3, [r3, #0]
 8010088:	009b      	lsls	r3, r3, #2
 801008a:	4413      	add	r3, r2
 801008c:	881b      	ldrh	r3, [r3, #0]
 801008e:	b29b      	uxth	r3, r3
 8010090:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010098:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 801009c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80100a4:	681a      	ldr	r2, [r3, #0]
 80100a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	009b      	lsls	r3, r3, #2
 80100b4:	441a      	add	r2, r3
 80100b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80100ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80100be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80100c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80100c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80100ca:	b29b      	uxth	r3, r3
 80100cc:	8013      	strh	r3, [r2, #0]
 80100ce:	e1a4      	b.n	801041a <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80100d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	78db      	ldrb	r3, [r3, #3]
 80100dc:	2b01      	cmp	r3, #1
 80100de:	f040 819a 	bne.w	8010416 <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80100e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	699a      	ldr	r2, [r3, #24]
 80100ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	691b      	ldr	r3, [r3, #16]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d917      	bls.n	801012e <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 80100fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010102:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	691b      	ldr	r3, [r3, #16]
 801010a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 801010e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010112:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	699a      	ldr	r2, [r3, #24]
 801011a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801011e:	1ad2      	subs	r2, r2, r3
 8010120:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010124:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	619a      	str	r2, [r3, #24]
 801012c:	e00e      	b.n	801014c <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 801012e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010132:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	699b      	ldr	r3, [r3, #24]
 801013a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 801013e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010142:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	2200      	movs	r2, #0
 801014a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 801014c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010150:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	785b      	ldrb	r3, [r3, #1]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d178      	bne.n	801024e <USB_EPStartXfer+0x1420>
 801015c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010160:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 801016a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801016e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010178:	b29b      	uxth	r3, r3
 801017a:	461a      	mov	r2, r3
 801017c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010180:	4413      	add	r3, r2
 8010182:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8010186:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801018a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	00da      	lsls	r2, r3, #3
 8010194:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010198:	4413      	add	r3, r2
 801019a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 801019e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80101a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101a6:	2b3e      	cmp	r3, #62	; 0x3e
 80101a8:	d91d      	bls.n	80101e6 <USB_EPStartXfer+0x13b8>
 80101aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101ae:	095b      	lsrs	r3, r3, #5
 80101b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80101b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101b8:	f003 031f 	and.w	r3, r3, #31
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d104      	bne.n	80101ca <USB_EPStartXfer+0x139c>
 80101c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101c4:	3b01      	subs	r3, #1
 80101c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80101ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101ce:	b29b      	uxth	r3, r3
 80101d0:	029b      	lsls	r3, r3, #10
 80101d2:	b29b      	uxth	r3, r3
 80101d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80101d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80101dc:	b29a      	uxth	r2, r3
 80101de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80101e2:	801a      	strh	r2, [r3, #0]
 80101e4:	e064      	b.n	80102b0 <USB_EPStartXfer+0x1482>
 80101e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d116      	bne.n	801021c <USB_EPStartXfer+0x13ee>
 80101ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80101f2:	881b      	ldrh	r3, [r3, #0]
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80101fa:	b29a      	uxth	r2, r3
 80101fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010200:	801a      	strh	r2, [r3, #0]
 8010202:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010206:	881b      	ldrh	r3, [r3, #0]
 8010208:	b29b      	uxth	r3, r3
 801020a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801020e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010212:	b29a      	uxth	r2, r3
 8010214:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010218:	801a      	strh	r2, [r3, #0]
 801021a:	e049      	b.n	80102b0 <USB_EPStartXfer+0x1482>
 801021c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010220:	085b      	lsrs	r3, r3, #1
 8010222:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010226:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801022a:	f003 0301 	and.w	r3, r3, #1
 801022e:	2b00      	cmp	r3, #0
 8010230:	d004      	beq.n	801023c <USB_EPStartXfer+0x140e>
 8010232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010236:	3301      	adds	r3, #1
 8010238:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 801023c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010240:	b29b      	uxth	r3, r3
 8010242:	029b      	lsls	r3, r3, #10
 8010244:	b29a      	uxth	r2, r3
 8010246:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801024a:	801a      	strh	r2, [r3, #0]
 801024c:	e030      	b.n	80102b0 <USB_EPStartXfer+0x1482>
 801024e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010252:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	785b      	ldrb	r3, [r3, #1]
 801025a:	2b01      	cmp	r3, #1
 801025c:	d128      	bne.n	80102b0 <USB_EPStartXfer+0x1482>
 801025e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010262:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 801026c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010270:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801027a:	b29b      	uxth	r3, r3
 801027c:	461a      	mov	r2, r3
 801027e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010282:	4413      	add	r3, r2
 8010284:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010288:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801028c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	781b      	ldrb	r3, [r3, #0]
 8010294:	00da      	lsls	r2, r3, #3
 8010296:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801029a:	4413      	add	r3, r2
 801029c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80102a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80102a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80102a8:	b29a      	uxth	r2, r3
 80102aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80102ae:	801a      	strh	r2, [r3, #0]
 80102b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80102be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	785b      	ldrb	r3, [r3, #1]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d178      	bne.n	80103c0 <USB_EPStartXfer+0x1592>
 80102ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80102dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80102ea:	b29b      	uxth	r3, r3
 80102ec:	461a      	mov	r2, r3
 80102ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80102f2:	4413      	add	r3, r2
 80102f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80102f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	781b      	ldrb	r3, [r3, #0]
 8010304:	00da      	lsls	r2, r3, #3
 8010306:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801030a:	4413      	add	r3, r2
 801030c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010310:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010318:	2b3e      	cmp	r3, #62	; 0x3e
 801031a:	d91d      	bls.n	8010358 <USB_EPStartXfer+0x152a>
 801031c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010320:	095b      	lsrs	r3, r3, #5
 8010322:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010326:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801032a:	f003 031f 	and.w	r3, r3, #31
 801032e:	2b00      	cmp	r3, #0
 8010330:	d104      	bne.n	801033c <USB_EPStartXfer+0x150e>
 8010332:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010336:	3b01      	subs	r3, #1
 8010338:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801033c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010340:	b29b      	uxth	r3, r3
 8010342:	029b      	lsls	r3, r3, #10
 8010344:	b29b      	uxth	r3, r3
 8010346:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801034a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801034e:	b29a      	uxth	r2, r3
 8010350:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010354:	801a      	strh	r2, [r3, #0]
 8010356:	e060      	b.n	801041a <USB_EPStartXfer+0x15ec>
 8010358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801035c:	2b00      	cmp	r3, #0
 801035e:	d116      	bne.n	801038e <USB_EPStartXfer+0x1560>
 8010360:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010364:	881b      	ldrh	r3, [r3, #0]
 8010366:	b29b      	uxth	r3, r3
 8010368:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801036c:	b29a      	uxth	r2, r3
 801036e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010372:	801a      	strh	r2, [r3, #0]
 8010374:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010378:	881b      	ldrh	r3, [r3, #0]
 801037a:	b29b      	uxth	r3, r3
 801037c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010380:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010384:	b29a      	uxth	r2, r3
 8010386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801038a:	801a      	strh	r2, [r3, #0]
 801038c:	e045      	b.n	801041a <USB_EPStartXfer+0x15ec>
 801038e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010392:	085b      	lsrs	r3, r3, #1
 8010394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010398:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801039c:	f003 0301 	and.w	r3, r3, #1
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d004      	beq.n	80103ae <USB_EPStartXfer+0x1580>
 80103a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80103a8:	3301      	adds	r3, #1
 80103aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80103ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80103b2:	b29b      	uxth	r3, r3
 80103b4:	029b      	lsls	r3, r3, #10
 80103b6:	b29a      	uxth	r2, r3
 80103b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80103bc:	801a      	strh	r2, [r3, #0]
 80103be:	e02c      	b.n	801041a <USB_EPStartXfer+0x15ec>
 80103c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	785b      	ldrb	r3, [r3, #1]
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d124      	bne.n	801041a <USB_EPStartXfer+0x15ec>
 80103d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80103de:	b29b      	uxth	r3, r3
 80103e0:	461a      	mov	r2, r3
 80103e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80103e6:	4413      	add	r3, r2
 80103e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80103ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	781b      	ldrb	r3, [r3, #0]
 80103f8:	00da      	lsls	r2, r3, #3
 80103fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80103fe:	4413      	add	r3, r2
 8010400:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010404:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010408:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801040c:	b29a      	uxth	r2, r3
 801040e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010412:	801a      	strh	r2, [r3, #0]
 8010414:	e001      	b.n	801041a <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 8010416:	2301      	movs	r3, #1
 8010418:	e03a      	b.n	8010490 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801041a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801041e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010422:	681a      	ldr	r2, [r3, #0]
 8010424:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010428:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	781b      	ldrb	r3, [r3, #0]
 8010430:	009b      	lsls	r3, r3, #2
 8010432:	4413      	add	r3, r2
 8010434:	881b      	ldrh	r3, [r3, #0]
 8010436:	b29b      	uxth	r3, r3
 8010438:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801043c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010440:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010444:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010448:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801044c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010450:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010454:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010458:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 801045c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010460:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010464:	681a      	ldr	r2, [r3, #0]
 8010466:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801046a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	781b      	ldrb	r3, [r3, #0]
 8010472:	009b      	lsls	r3, r3, #2
 8010474:	441a      	add	r2, r3
 8010476:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 801047a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801047e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801048a:	b29b      	uxth	r3, r3
 801048c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801048e:	2300      	movs	r3, #0
}
 8010490:	4618      	mov	r0, r3
 8010492:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801049a:	b480      	push	{r7}
 801049c:	b085      	sub	sp, #20
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
 80104a2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80104a4:	683b      	ldr	r3, [r7, #0]
 80104a6:	785b      	ldrb	r3, [r3, #1]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d020      	beq.n	80104ee <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80104ac:	687a      	ldr	r2, [r7, #4]
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	781b      	ldrb	r3, [r3, #0]
 80104b2:	009b      	lsls	r3, r3, #2
 80104b4:	4413      	add	r3, r2
 80104b6:	881b      	ldrh	r3, [r3, #0]
 80104b8:	b29b      	uxth	r3, r3
 80104ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80104be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80104c2:	81bb      	strh	r3, [r7, #12]
 80104c4:	89bb      	ldrh	r3, [r7, #12]
 80104c6:	f083 0310 	eor.w	r3, r3, #16
 80104ca:	81bb      	strh	r3, [r7, #12]
 80104cc:	687a      	ldr	r2, [r7, #4]
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	781b      	ldrb	r3, [r3, #0]
 80104d2:	009b      	lsls	r3, r3, #2
 80104d4:	441a      	add	r2, r3
 80104d6:	89bb      	ldrh	r3, [r7, #12]
 80104d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80104e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104e8:	b29b      	uxth	r3, r3
 80104ea:	8013      	strh	r3, [r2, #0]
 80104ec:	e01f      	b.n	801052e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80104ee:	687a      	ldr	r2, [r7, #4]
 80104f0:	683b      	ldr	r3, [r7, #0]
 80104f2:	781b      	ldrb	r3, [r3, #0]
 80104f4:	009b      	lsls	r3, r3, #2
 80104f6:	4413      	add	r3, r2
 80104f8:	881b      	ldrh	r3, [r3, #0]
 80104fa:	b29b      	uxth	r3, r3
 80104fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010504:	81fb      	strh	r3, [r7, #14]
 8010506:	89fb      	ldrh	r3, [r7, #14]
 8010508:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801050c:	81fb      	strh	r3, [r7, #14]
 801050e:	687a      	ldr	r2, [r7, #4]
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	781b      	ldrb	r3, [r3, #0]
 8010514:	009b      	lsls	r3, r3, #2
 8010516:	441a      	add	r2, r3
 8010518:	89fb      	ldrh	r3, [r7, #14]
 801051a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801051e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801052a:	b29b      	uxth	r3, r3
 801052c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801052e:	2300      	movs	r3, #0
}
 8010530:	4618      	mov	r0, r3
 8010532:	3714      	adds	r7, #20
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr

0801053c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801053c:	b480      	push	{r7}
 801053e:	b087      	sub	sp, #28
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	7b1b      	ldrb	r3, [r3, #12]
 801054a:	2b00      	cmp	r3, #0
 801054c:	f040 809d 	bne.w	801068a <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	785b      	ldrb	r3, [r3, #1]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d04c      	beq.n	80105f2 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010558:	687a      	ldr	r2, [r7, #4]
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	781b      	ldrb	r3, [r3, #0]
 801055e:	009b      	lsls	r3, r3, #2
 8010560:	4413      	add	r3, r2
 8010562:	881b      	ldrh	r3, [r3, #0]
 8010564:	823b      	strh	r3, [r7, #16]
 8010566:	8a3b      	ldrh	r3, [r7, #16]
 8010568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801056c:	2b00      	cmp	r3, #0
 801056e:	d01b      	beq.n	80105a8 <USB_EPClearStall+0x6c>
 8010570:	687a      	ldr	r2, [r7, #4]
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	009b      	lsls	r3, r3, #2
 8010578:	4413      	add	r3, r2
 801057a:	881b      	ldrh	r3, [r3, #0]
 801057c:	b29b      	uxth	r3, r3
 801057e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010586:	81fb      	strh	r3, [r7, #14]
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	683b      	ldr	r3, [r7, #0]
 801058c:	781b      	ldrb	r3, [r3, #0]
 801058e:	009b      	lsls	r3, r3, #2
 8010590:	441a      	add	r2, r3
 8010592:	89fb      	ldrh	r3, [r7, #14]
 8010594:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010598:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801059c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80105a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80105a4:	b29b      	uxth	r3, r3
 80105a6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80105a8:	683b      	ldr	r3, [r7, #0]
 80105aa:	78db      	ldrb	r3, [r3, #3]
 80105ac:	2b01      	cmp	r3, #1
 80105ae:	d06c      	beq.n	801068a <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80105b0:	687a      	ldr	r2, [r7, #4]
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	781b      	ldrb	r3, [r3, #0]
 80105b6:	009b      	lsls	r3, r3, #2
 80105b8:	4413      	add	r3, r2
 80105ba:	881b      	ldrh	r3, [r3, #0]
 80105bc:	b29b      	uxth	r3, r3
 80105be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80105c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105c6:	81bb      	strh	r3, [r7, #12]
 80105c8:	89bb      	ldrh	r3, [r7, #12]
 80105ca:	f083 0320 	eor.w	r3, r3, #32
 80105ce:	81bb      	strh	r3, [r7, #12]
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	781b      	ldrb	r3, [r3, #0]
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	441a      	add	r2, r3
 80105da:	89bb      	ldrh	r3, [r7, #12]
 80105dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80105e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80105e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80105e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105ec:	b29b      	uxth	r3, r3
 80105ee:	8013      	strh	r3, [r2, #0]
 80105f0:	e04b      	b.n	801068a <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80105f2:	687a      	ldr	r2, [r7, #4]
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	781b      	ldrb	r3, [r3, #0]
 80105f8:	009b      	lsls	r3, r3, #2
 80105fa:	4413      	add	r3, r2
 80105fc:	881b      	ldrh	r3, [r3, #0]
 80105fe:	82fb      	strh	r3, [r7, #22]
 8010600:	8afb      	ldrh	r3, [r7, #22]
 8010602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010606:	2b00      	cmp	r3, #0
 8010608:	d01b      	beq.n	8010642 <USB_EPClearStall+0x106>
 801060a:	687a      	ldr	r2, [r7, #4]
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	781b      	ldrb	r3, [r3, #0]
 8010610:	009b      	lsls	r3, r3, #2
 8010612:	4413      	add	r3, r2
 8010614:	881b      	ldrh	r3, [r3, #0]
 8010616:	b29b      	uxth	r3, r3
 8010618:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801061c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010620:	82bb      	strh	r3, [r7, #20]
 8010622:	687a      	ldr	r2, [r7, #4]
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	781b      	ldrb	r3, [r3, #0]
 8010628:	009b      	lsls	r3, r3, #2
 801062a:	441a      	add	r2, r3
 801062c:	8abb      	ldrh	r3, [r7, #20]
 801062e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010632:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010636:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801063a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801063e:	b29b      	uxth	r3, r3
 8010640:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010642:	687a      	ldr	r2, [r7, #4]
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	009b      	lsls	r3, r3, #2
 801064a:	4413      	add	r3, r2
 801064c:	881b      	ldrh	r3, [r3, #0]
 801064e:	b29b      	uxth	r3, r3
 8010650:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010658:	827b      	strh	r3, [r7, #18]
 801065a:	8a7b      	ldrh	r3, [r7, #18]
 801065c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8010660:	827b      	strh	r3, [r7, #18]
 8010662:	8a7b      	ldrh	r3, [r7, #18]
 8010664:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010668:	827b      	strh	r3, [r7, #18]
 801066a:	687a      	ldr	r2, [r7, #4]
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	781b      	ldrb	r3, [r3, #0]
 8010670:	009b      	lsls	r3, r3, #2
 8010672:	441a      	add	r2, r3
 8010674:	8a7b      	ldrh	r3, [r7, #18]
 8010676:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801067a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801067e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010682:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010686:	b29b      	uxth	r3, r3
 8010688:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 801068a:	2300      	movs	r3, #0
}
 801068c:	4618      	mov	r0, r3
 801068e:	371c      	adds	r7, #28
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr

08010698 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8010698:	b480      	push	{r7}
 801069a:	b083      	sub	sp, #12
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	460b      	mov	r3, r1
 80106a2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80106a4:	78fb      	ldrb	r3, [r7, #3]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d103      	bne.n	80106b2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	2280      	movs	r2, #128	; 0x80
 80106ae:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80106b2:	2300      	movs	r3, #0
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	370c      	adds	r7, #12
 80106b8:	46bd      	mov	sp, r7
 80106ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106be:	4770      	bx	lr

080106c0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80106c0:	b480      	push	{r7}
 80106c2:	b083      	sub	sp, #12
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80106ce:	b29b      	uxth	r3, r3
 80106d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80106d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80106d8:	b29a      	uxth	r2, r3
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80106e0:	2300      	movs	r3, #0
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	370c      	adds	r7, #12
 80106e6:	46bd      	mov	sp, r7
 80106e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ec:	4770      	bx	lr

080106ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80106ee:	b480      	push	{r7}
 80106f0:	b085      	sub	sp, #20
 80106f2:	af00      	add	r7, sp, #0
 80106f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80106fc:	b29b      	uxth	r3, r3
 80106fe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8010700:	68fb      	ldr	r3, [r7, #12]
}
 8010702:	4618      	mov	r0, r3
 8010704:	3714      	adds	r7, #20
 8010706:	46bd      	mov	sp, r7
 8010708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070c:	4770      	bx	lr

0801070e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801070e:	b480      	push	{r7}
 8010710:	b08d      	sub	sp, #52	; 0x34
 8010712:	af00      	add	r7, sp, #0
 8010714:	60f8      	str	r0, [r7, #12]
 8010716:	60b9      	str	r1, [r7, #8]
 8010718:	4611      	mov	r1, r2
 801071a:	461a      	mov	r2, r3
 801071c:	460b      	mov	r3, r1
 801071e:	80fb      	strh	r3, [r7, #6]
 8010720:	4613      	mov	r3, r2
 8010722:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8010724:	88bb      	ldrh	r3, [r7, #4]
 8010726:	3301      	adds	r3, #1
 8010728:	085b      	lsrs	r3, r3, #1
 801072a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8010734:	88fa      	ldrh	r2, [r7, #6]
 8010736:	69fb      	ldr	r3, [r7, #28]
 8010738:	4413      	add	r3, r2
 801073a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801073e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8010740:	6a3b      	ldr	r3, [r7, #32]
 8010742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010744:	e01b      	b.n	801077e <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8010746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010748:	781b      	ldrb	r3, [r3, #0]
 801074a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 801074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801074e:	3301      	adds	r3, #1
 8010750:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8010752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010754:	781b      	ldrb	r3, [r3, #0]
 8010756:	b29b      	uxth	r3, r3
 8010758:	021b      	lsls	r3, r3, #8
 801075a:	b29b      	uxth	r3, r3
 801075c:	461a      	mov	r2, r3
 801075e:	69bb      	ldr	r3, [r7, #24]
 8010760:	4313      	orrs	r3, r2
 8010762:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8010764:	697b      	ldr	r3, [r7, #20]
 8010766:	b29a      	uxth	r2, r3
 8010768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801076a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801076c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801076e:	3302      	adds	r3, #2
 8010770:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8010772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010774:	3301      	adds	r3, #1
 8010776:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8010778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801077a:	3b01      	subs	r3, #1
 801077c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801077e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010780:	2b00      	cmp	r3, #0
 8010782:	d1e0      	bne.n	8010746 <USB_WritePMA+0x38>
  }
}
 8010784:	bf00      	nop
 8010786:	bf00      	nop
 8010788:	3734      	adds	r7, #52	; 0x34
 801078a:	46bd      	mov	sp, r7
 801078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010790:	4770      	bx	lr

08010792 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8010792:	b480      	push	{r7}
 8010794:	b08b      	sub	sp, #44	; 0x2c
 8010796:	af00      	add	r7, sp, #0
 8010798:	60f8      	str	r0, [r7, #12]
 801079a:	60b9      	str	r1, [r7, #8]
 801079c:	4611      	mov	r1, r2
 801079e:	461a      	mov	r2, r3
 80107a0:	460b      	mov	r3, r1
 80107a2:	80fb      	strh	r3, [r7, #6]
 80107a4:	4613      	mov	r3, r2
 80107a6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80107a8:	88bb      	ldrh	r3, [r7, #4]
 80107aa:	085b      	lsrs	r3, r3, #1
 80107ac:	b29b      	uxth	r3, r3
 80107ae:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80107b8:	88fa      	ldrh	r2, [r7, #6]
 80107ba:	697b      	ldr	r3, [r7, #20]
 80107bc:	4413      	add	r3, r2
 80107be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80107c2:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80107c4:	69bb      	ldr	r3, [r7, #24]
 80107c6:	627b      	str	r3, [r7, #36]	; 0x24
 80107c8:	e018      	b.n	80107fc <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80107ca:	6a3b      	ldr	r3, [r7, #32]
 80107cc:	881b      	ldrh	r3, [r3, #0]
 80107ce:	b29b      	uxth	r3, r3
 80107d0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80107d2:	6a3b      	ldr	r3, [r7, #32]
 80107d4:	3302      	adds	r3, #2
 80107d6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80107d8:	693b      	ldr	r3, [r7, #16]
 80107da:	b2da      	uxtb	r2, r3
 80107dc:	69fb      	ldr	r3, [r7, #28]
 80107de:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80107e0:	69fb      	ldr	r3, [r7, #28]
 80107e2:	3301      	adds	r3, #1
 80107e4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	0a1b      	lsrs	r3, r3, #8
 80107ea:	b2da      	uxtb	r2, r3
 80107ec:	69fb      	ldr	r3, [r7, #28]
 80107ee:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80107f0:	69fb      	ldr	r3, [r7, #28]
 80107f2:	3301      	adds	r3, #1
 80107f4:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80107f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107f8:	3b01      	subs	r3, #1
 80107fa:	627b      	str	r3, [r7, #36]	; 0x24
 80107fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d1e3      	bne.n	80107ca <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8010802:	88bb      	ldrh	r3, [r7, #4]
 8010804:	f003 0301 	and.w	r3, r3, #1
 8010808:	b29b      	uxth	r3, r3
 801080a:	2b00      	cmp	r3, #0
 801080c:	d007      	beq.n	801081e <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 801080e:	6a3b      	ldr	r3, [r7, #32]
 8010810:	881b      	ldrh	r3, [r3, #0]
 8010812:	b29b      	uxth	r3, r3
 8010814:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	b2da      	uxtb	r2, r3
 801081a:	69fb      	ldr	r3, [r7, #28]
 801081c:	701a      	strb	r2, [r3, #0]
  }
}
 801081e:	bf00      	nop
 8010820:	372c      	adds	r7, #44	; 0x2c
 8010822:	46bd      	mov	sp, r7
 8010824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010828:	4770      	bx	lr
	...

0801082c <XPT2046_TouchSelect>:
#define READ_Y 0x90

#endif

static void XPT2046_TouchSelect()
{
 801082c:	b480      	push	{r7}
 801082e:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 8010830:	4b03      	ldr	r3, [pc, #12]	; (8010840 <XPT2046_TouchSelect+0x14>)
 8010832:	2202      	movs	r2, #2
 8010834:	629a      	str	r2, [r3, #40]	; 0x28
}
 8010836:	bf00      	nop
 8010838:	46bd      	mov	sp, r7
 801083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083e:	4770      	bx	lr
 8010840:	48001000 	.word	0x48001000

08010844 <XPT2046_TouchUnselect>:

static void XPT2046_TouchUnselect()
{
 8010844:	b480      	push	{r7}
 8010846:	af00      	add	r7, sp, #0
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 8010848:	4b03      	ldr	r3, [pc, #12]	; (8010858 <XPT2046_TouchUnselect+0x14>)
 801084a:	2202      	movs	r2, #2
 801084c:	619a      	str	r2, [r3, #24]
}
 801084e:	bf00      	nop
 8010850:	46bd      	mov	sp, r7
 8010852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010856:	4770      	bx	lr
 8010858:	48001000 	.word	0x48001000

0801085c <XPT2046_TouchPressed>:

bool XPT2046_TouchPressed()
{
 801085c:	b480      	push	{r7}
 801085e:	af00      	add	r7, sp, #0
    return READ_BIT(XPT2046_IRQ_GPIO_Port->IDR, XPT2046_IRQ_Pin) == 0;
 8010860:	4b06      	ldr	r3, [pc, #24]	; (801087c <XPT2046_TouchPressed+0x20>)
 8010862:	691b      	ldr	r3, [r3, #16]
 8010864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010868:	2b00      	cmp	r3, #0
 801086a:	bf0c      	ite	eq
 801086c:	2301      	moveq	r3, #1
 801086e:	2300      	movne	r3, #0
 8010870:	b2db      	uxtb	r3, r3
}
 8010872:	4618      	mov	r0, r3
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr
 801087c:	48000c00 	.word	0x48000c00

08010880 <XPT2046_TouchGetCoordinates>:

bool XPT2046_TouchGetCoordinates(uint16_t* x, uint16_t* y, uint8_t raw)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b08e      	sub	sp, #56	; 0x38
 8010884:	af02      	add	r7, sp, #8
 8010886:	60f8      	str	r0, [r7, #12]
 8010888:	60b9      	str	r1, [r7, #8]
 801088a:	4613      	mov	r3, r2
 801088c:	71fb      	strb	r3, [r7, #7]
    static const uint8_t cmd_read_x[] = { READ_X };
    static const uint8_t cmd_read_y[] = { READ_Y };
    static const uint8_t zeroes_tx[] = { 0x00, 0x00 };

    XPT2046_TouchSelect();
 801088e:	f7ff ffcd 	bl	801082c <XPT2046_TouchSelect>

    uint32_t avg_x = 0;
 8010892:	2300      	movs	r3, #0
 8010894:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t avg_y = 0;
 8010896:	2300      	movs	r3, #0
 8010898:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t nsamples = 0;
 801089a:	2300      	movs	r3, #0
 801089c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    for(uint8_t i = 0; i < XPT2046_average; i++)
 80108a0:	2300      	movs	r3, #0
 80108a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80108a6:	e03b      	b.n	8010920 <XPT2046_TouchGetCoordinates+0xa0>
    {
       // if(!XPT2046_TouchPressed())
       // break;

        nsamples++;
 80108a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80108ac:	3301      	adds	r3, #1
 80108ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80108b2:	f04f 33ff 	mov.w	r3, #4294967295
 80108b6:	2201      	movs	r2, #1
 80108b8:	494e      	ldr	r1, [pc, #312]	; (80109f4 <XPT2046_TouchGetCoordinates+0x174>)
 80108ba:	484f      	ldr	r0, [pc, #316]	; (80109f8 <XPT2046_TouchGetCoordinates+0x178>)
 80108bc:	f7f9 ff2b 	bl	800a716 <HAL_SPI_Transmit>
        uint8_t y_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80108c0:	f107 0218 	add.w	r2, r7, #24
 80108c4:	f04f 33ff 	mov.w	r3, #4294967295
 80108c8:	9300      	str	r3, [sp, #0]
 80108ca:	2302      	movs	r3, #2
 80108cc:	494b      	ldr	r1, [pc, #300]	; (80109fc <XPT2046_TouchGetCoordinates+0x17c>)
 80108ce:	484a      	ldr	r0, [pc, #296]	; (80109f8 <XPT2046_TouchGetCoordinates+0x178>)
 80108d0:	f7fa f88f 	bl	800a9f2 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 80108d4:	f04f 33ff 	mov.w	r3, #4294967295
 80108d8:	2201      	movs	r2, #1
 80108da:	4949      	ldr	r1, [pc, #292]	; (8010a00 <XPT2046_TouchGetCoordinates+0x180>)
 80108dc:	4846      	ldr	r0, [pc, #280]	; (80109f8 <XPT2046_TouchGetCoordinates+0x178>)
 80108de:	f7f9 ff1a 	bl	800a716 <HAL_SPI_Transmit>
        uint8_t x_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 80108e2:	f107 0214 	add.w	r2, r7, #20
 80108e6:	f04f 33ff 	mov.w	r3, #4294967295
 80108ea:	9300      	str	r3, [sp, #0]
 80108ec:	2302      	movs	r3, #2
 80108ee:	4943      	ldr	r1, [pc, #268]	; (80109fc <XPT2046_TouchGetCoordinates+0x17c>)
 80108f0:	4841      	ldr	r0, [pc, #260]	; (80109f8 <XPT2046_TouchGetCoordinates+0x178>)
 80108f2:	f7fa f87e 	bl	800a9f2 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80108f6:	7d3b      	ldrb	r3, [r7, #20]
 80108f8:	021b      	lsls	r3, r3, #8
 80108fa:	7d7a      	ldrb	r2, [r7, #21]
 80108fc:	4313      	orrs	r3, r2
 80108fe:	461a      	mov	r2, r3
 8010900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010902:	4413      	add	r3, r2
 8010904:	62fb      	str	r3, [r7, #44]	; 0x2c
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8010906:	7e3b      	ldrb	r3, [r7, #24]
 8010908:	021b      	lsls	r3, r3, #8
 801090a:	7e7a      	ldrb	r2, [r7, #25]
 801090c:	4313      	orrs	r3, r2
 801090e:	461a      	mov	r2, r3
 8010910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010912:	4413      	add	r3, r2
 8010914:	62bb      	str	r3, [r7, #40]	; 0x28
    for(uint8_t i = 0; i < XPT2046_average; i++)
 8010916:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801091a:	3301      	adds	r3, #1
 801091c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010920:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010924:	2b1f      	cmp	r3, #31
 8010926:	d9bf      	bls.n	80108a8 <XPT2046_TouchGetCoordinates+0x28>
    }

    XPT2046_TouchUnselect();
 8010928:	f7ff ff8c 	bl	8010844 <XPT2046_TouchUnselect>

    if(nsamples < XPT2046_average)
 801092c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010930:	2b1f      	cmp	r3, #31
 8010932:	d801      	bhi.n	8010938 <XPT2046_TouchGetCoordinates+0xb8>
        return false;
 8010934:	2300      	movs	r3, #0
 8010936:	e059      	b.n	80109ec <XPT2046_TouchGetCoordinates+0x16c>
    uint32_t raw_x = (avg_x / XPT2046_average);
 8010938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801093a:	095b      	lsrs	r3, r3, #5
 801093c:	623b      	str	r3, [r7, #32]
    uint32_t raw_y = (avg_y / XPT2046_average);
 801093e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010940:	095b      	lsrs	r3, r3, #5
 8010942:	61fb      	str	r3, [r7, #28]

	#ifdef XPT2046_ORIENTATION_LANDSCAPE_ROT180
		raw_y=32768-raw_y;
 8010944:	69fb      	ldr	r3, [r7, #28]
 8010946:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
 801094a:	61fb      	str	r3, [r7, #28]

	#ifdef XPT2046_ORIENTATION_PORTRATE_ROT180
		raw_x=32768-raw_x;
	#endif

    if (raw)
 801094c:	79fb      	ldrb	r3, [r7, #7]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d008      	beq.n	8010964 <XPT2046_TouchGetCoordinates+0xe4>
    {
    	*x = (uint16_t) raw_x;
 8010952:	6a3b      	ldr	r3, [r7, #32]
 8010954:	b29a      	uxth	r2, r3
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	801a      	strh	r2, [r3, #0]
		*y = (uint16_t) raw_y;
 801095a:	69fb      	ldr	r3, [r7, #28]
 801095c:	b29a      	uxth	r2, r3
 801095e:	68bb      	ldr	r3, [r7, #8]
 8010960:	801a      	strh	r2, [r3, #0]
 8010962:	e042      	b.n	80109ea <XPT2046_TouchGetCoordinates+0x16a>
    }
    else
    {
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 8010964:	6a3b      	ldr	r3, [r7, #32]
 8010966:	f240 62db 	movw	r2, #1755	; 0x6db
 801096a:	4293      	cmp	r3, r2
 801096c:	d802      	bhi.n	8010974 <XPT2046_TouchGetCoordinates+0xf4>
 801096e:	f240 63dc 	movw	r3, #1756	; 0x6dc
 8010972:	623b      	str	r3, [r7, #32]
   	    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 8010974:	6a3b      	ldr	r3, [r7, #32]
 8010976:	f247 02e3 	movw	r2, #28899	; 0x70e3
 801097a:	4293      	cmp	r3, r2
 801097c:	d902      	bls.n	8010984 <XPT2046_TouchGetCoordinates+0x104>
 801097e:	f247 03e3 	movw	r3, #28899	; 0x70e3
 8010982:	623b      	str	r3, [r7, #32]

   	    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
 8010984:	69fb      	ldr	r3, [r7, #28]
 8010986:	f640 42fe 	movw	r2, #3326	; 0xcfe
 801098a:	4293      	cmp	r3, r2
 801098c:	d802      	bhi.n	8010994 <XPT2046_TouchGetCoordinates+0x114>
 801098e:	f640 43ff 	movw	r3, #3327	; 0xcff
 8010992:	61fb      	str	r3, [r7, #28]
   	    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 8010994:	69fb      	ldr	r3, [r7, #28]
 8010996:	f247 52f6 	movw	r2, #30198	; 0x75f6
 801099a:	4293      	cmp	r3, r2
 801099c:	d902      	bls.n	80109a4 <XPT2046_TouchGetCoordinates+0x124>
 801099e:	f247 53f6 	movw	r3, #30198	; 0x75f6
 80109a2:	61fb      	str	r3, [r7, #28]

   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 80109a4:	6a3a      	ldr	r2, [r7, #32]
 80109a6:	4613      	mov	r3, r2
 80109a8:	009b      	lsls	r3, r3, #2
 80109aa:	4413      	add	r3, r2
 80109ac:	019b      	lsls	r3, r3, #6
 80109ae:	f5a3 2309 	sub.w	r3, r3, #561152	; 0x89000
 80109b2:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 80109b6:	4a13      	ldr	r2, [pc, #76]	; (8010a04 <XPT2046_TouchGetCoordinates+0x184>)
 80109b8:	fba2 1203 	umull	r1, r2, r2, r3
 80109bc:	1a9b      	subs	r3, r3, r2
 80109be:	085b      	lsrs	r3, r3, #1
 80109c0:	4413      	add	r3, r2
 80109c2:	0b9b      	lsrs	r3, r3, #14
 80109c4:	b29a      	uxth	r2, r3
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	801a      	strh	r2, [r3, #0]
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 80109ca:	69fa      	ldr	r2, [r7, #28]
 80109cc:	4613      	mov	r3, r2
 80109ce:	011b      	lsls	r3, r3, #4
 80109d0:	1a9b      	subs	r3, r3, r2
 80109d2:	011b      	lsls	r3, r3, #4
 80109d4:	f5a3 2342 	sub.w	r3, r3, #794624	; 0xc2000
 80109d8:	f5a3 6371 	sub.w	r3, r3, #3856	; 0xf10
 80109dc:	4a0a      	ldr	r2, [pc, #40]	; (8010a08 <XPT2046_TouchGetCoordinates+0x188>)
 80109de:	fba2 2303 	umull	r2, r3, r2, r3
 80109e2:	0b5b      	lsrs	r3, r3, #13
 80109e4:	b29a      	uxth	r2, r3
 80109e6:	68bb      	ldr	r3, [r7, #8]
 80109e8:	801a      	strh	r2, [r3, #0]
    }

    return true;
 80109ea:	2301      	movs	r3, #1
}
 80109ec:	4618      	mov	r0, r3
 80109ee:	3730      	adds	r7, #48	; 0x30
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}
 80109f4:	0801929c 	.word	0x0801929c
 80109f8:	200007b8 	.word	0x200007b8
 80109fc:	080192a0 	.word	0x080192a0
 8010a00:	080192a4 	.word	0x080192a4
 8010a04:	350d66f7 	.word	0x350d66f7
 8010a08:	4e0b90d7 	.word	0x4e0b90d7

08010a0c <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 8010a10:	4b06      	ldr	r3, [pc, #24]	; (8010a2c <LCD_IO_Init+0x20>)
 8010a12:	2208      	movs	r2, #8
 8010a14:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 8010a16:	2078      	movs	r0, #120	; 0x78
 8010a18:	f7f4 f98c 	bl	8004d34 <HAL_Delay>
	LCD_RST_HIGH();
 8010a1c:	4b03      	ldr	r3, [pc, #12]	; (8010a2c <LCD_IO_Init+0x20>)
 8010a1e:	2208      	movs	r2, #8
 8010a20:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 8010a22:	2078      	movs	r0, #120	; 0x78
 8010a24:	f7f4 f986 	bl	8004d34 <HAL_Delay>
}
 8010a28:	bf00      	nop
 8010a2a:	bd80      	pop	{r7, pc}
 8010a2c:	48000c00 	.word	0x48000c00

08010a30 <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b086      	sub	sp, #24
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	60f8      	str	r0, [r7, #12]
 8010a38:	60b9      	str	r1, [r7, #8]
 8010a3a:	607a      	str	r2, [r7, #4]
 8010a3c:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8010a3e:	2002      	movs	r0, #2
 8010a40:	f000 f9fa 	bl	8010e38 <ILI9341_GetParam>
 8010a44:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 8010a46:	687a      	ldr	r2, [r7, #4]
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	1ad3      	subs	r3, r2, r3
 8010a4c:	3301      	adds	r3, #1
 8010a4e:	6839      	ldr	r1, [r7, #0]
 8010a50:	68ba      	ldr	r2, [r7, #8]
 8010a52:	1a8a      	subs	r2, r1, r2
 8010a54:	3201      	adds	r2, #1
 8010a56:	fb02 f303 	mul.w	r3, r2, r3
 8010a5a:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8010a5c:	697a      	ldr	r2, [r7, #20]
 8010a5e:	693b      	ldr	r3, [r7, #16]
 8010a60:	429a      	cmp	r2, r3
 8010a62:	d901      	bls.n	8010a68 <LCD_FillRect+0x38>
		pixel_count = max_count;
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	687a      	ldr	r2, [r7, #4]
 8010a6c:	68b9      	ldr	r1, [r7, #8]
 8010a6e:	68f8      	ldr	r0, [r7, #12]
 8010a70:	f000 f8f6 	bl	8010c60 <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 8010a74:	8c3b      	ldrh	r3, [r7, #32]
 8010a76:	6979      	ldr	r1, [r7, #20]
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f000 f89a 	bl	8010bb2 <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 8010a7e:	bf00      	nop
 8010a80:	3718      	adds	r7, #24
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bd80      	pop	{r7, pc}

08010a86 <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s rno barvo in nastavi bel tekst na rni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 8010a86:	b580      	push	{r7, lr}
 8010a88:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 8010a8a:	f7ff ffbf 	bl	8010a0c <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8010a8e:	2103      	movs	r1, #3
 8010a90:	2055      	movs	r0, #85	; 0x55
 8010a92:	f000 f947 	bl	8010d24 <ILI9341_Init>
	ILI9341_DisplayOn();
 8010a96:	f000 f9c2 	bl	8010e1e <ILI9341_DisplayOn>

	LCD_ClearScreen();
 8010a9a:	f000 f81f 	bl	8010adc <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoi, da se je zakljuil prenos, ne pa poiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 8010a9e:	f000 f9b7 	bl	8010e10 <ILI9341_WaitTransfer>
	LCD_SetBacklight(1);
 8010aa2:	2001      	movs	r0, #1
 8010aa4:	f000 f802 	bl	8010aac <LCD_SetBacklight>
}
 8010aa8:	bf00      	nop
 8010aaa:	bd80      	pop	{r7, pc}

08010aac <LCD_SetBacklight>:
 * @brief Vklopi/izklopi osvetlitev zaslona
 * @param state logina vrednost
 */

void LCD_SetBacklight(uint8_t state)
{
 8010aac:	b480      	push	{r7}
 8010aae:	b083      	sub	sp, #12
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	71fb      	strb	r3, [r7, #7]
	if (state == 1)
 8010ab6:	79fb      	ldrb	r3, [r7, #7]
 8010ab8:	2b01      	cmp	r3, #1
 8010aba:	d103      	bne.n	8010ac4 <LCD_SetBacklight+0x18>
		LCD_BCKL_ON();
 8010abc:	4b06      	ldr	r3, [pc, #24]	; (8010ad8 <LCD_SetBacklight+0x2c>)
 8010abe:	2240      	movs	r2, #64	; 0x40
 8010ac0:	619a      	str	r2, [r3, #24]
	else
		LCD_BCKL_OFF();
}
 8010ac2:	e002      	b.n	8010aca <LCD_SetBacklight+0x1e>
		LCD_BCKL_OFF();
 8010ac4:	4b04      	ldr	r3, [pc, #16]	; (8010ad8 <LCD_SetBacklight+0x2c>)
 8010ac6:	2240      	movs	r2, #64	; 0x40
 8010ac8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8010aca:	bf00      	nop
 8010acc:	370c      	adds	r7, #12
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad4:	4770      	bx	lr
 8010ad6:	bf00      	nop
 8010ad8:	48000400 	.word	0x48000400

08010adc <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 8010adc:	b590      	push	{r4, r7, lr}
 8010ade:	b083      	sub	sp, #12
 8010ae0:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8010ae2:	2000      	movs	r0, #0
 8010ae4:	f000 f9a8 	bl	8010e38 <ILI9341_GetParam>
 8010ae8:	4604      	mov	r4, r0
 8010aea:	2001      	movs	r0, #1
 8010aec:	f000 f9a4 	bl	8010e38 <ILI9341_GetParam>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2200      	movs	r2, #0
 8010af4:	9200      	str	r2, [sp, #0]
 8010af6:	4622      	mov	r2, r4
 8010af8:	2100      	movs	r1, #0
 8010afa:	2000      	movs	r0, #0
 8010afc:	f7ff ff98 	bl	8010a30 <LCD_FillRect>
}
 8010b00:	bf00      	nop
 8010b02:	3704      	adds	r7, #4
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd90      	pop	{r4, r7, pc}

08010b08 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address elen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 8010b08:	b480      	push	{r7}
 8010b0a:	b083      	sub	sp, #12
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	4603      	mov	r3, r0
 8010b10:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8010b12:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8010b16:	88fb      	ldrh	r3, [r7, #6]
 8010b18:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8010b1a:	f3bf 8f4f 	dsb	sy
}
 8010b1e:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8010b20:	bf00      	nop
 8010b22:	370c      	adds	r7, #12
 8010b24:	46bd      	mov	sp, r7
 8010b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b2a:	4770      	bx	lr

08010b2c <FMC_BANK1_WriteData>:
 * @brief Pii v register enote FSMC
 * @param data elen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 8010b2c:	b480      	push	{r7}
 8010b2e:	b083      	sub	sp, #12
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	4603      	mov	r3, r0
 8010b34:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8010b36:	4a06      	ldr	r2, [pc, #24]	; (8010b50 <FMC_BANK1_WriteData+0x24>)
 8010b38:	88fb      	ldrh	r3, [r7, #6]
 8010b3a:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8010b3c:	f3bf 8f4f 	dsb	sy
}
 8010b40:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 8010b42:	bf00      	nop
 8010b44:	370c      	adds	r7, #12
 8010b46:	46bd      	mov	sp, r7
 8010b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4c:	4770      	bx	lr
 8010b4e:	bf00      	nop
 8010b50:	60010000 	.word	0x60010000

08010b54 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b082      	sub	sp, #8
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje doline podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	881b      	ldrh	r3, [r3, #0]
 8010b60:	4618      	mov	r0, r3
 8010b62:	f7ff ffd1 	bl	8010b08 <FMC_BANK1_SetAddress>
}
 8010b66:	bf00      	nop
 8010b68:	3708      	adds	r7, #8
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <ILI9341_SendData>:
 * @brief Pii tabelo v grafini pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 8010b6e:	b580      	push	{r7, lr}
 8010b70:	b084      	sub	sp, #16
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	6078      	str	r0, [r7, #4]
 8010b76:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8010b78:	2301      	movs	r3, #1
 8010b7a:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	60fb      	str	r3, [r7, #12]
 8010b80:	e00b      	b.n	8010b9a <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	005b      	lsls	r3, r3, #1
 8010b86:	687a      	ldr	r2, [r7, #4]
 8010b88:	4413      	add	r3, r2
 8010b8a:	881b      	ldrh	r3, [r3, #0]
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	f7ff ffcd 	bl	8010b2c <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8010b92:	7afb      	ldrb	r3, [r7, #11]
 8010b94:	68fa      	ldr	r2, [r7, #12]
 8010b96:	4413      	add	r3, r2
 8010b98:	60fb      	str	r3, [r7, #12]
 8010b9a:	7afb      	ldrb	r3, [r7, #11]
 8010b9c:	683a      	ldr	r2, [r7, #0]
 8010b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ba2:	68fa      	ldr	r2, [r7, #12]
 8010ba4:	429a      	cmp	r2, r3
 8010ba6:	d3ec      	bcc.n	8010b82 <ILI9341_SendData+0x14>
}
 8010ba8:	bf00      	nop
 8010baa:	bf00      	nop
 8010bac:	3710      	adds	r7, #16
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}

08010bb2 <ILI9341_SendRepeatedData>:
 * @brief Vekrat zapii isti podatek v grafini pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies tevilo kopij, ki se poljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 8010bb2:	b580      	push	{r7, lr}
 8010bb4:	b084      	sub	sp, #16
 8010bb6:	af00      	add	r7, sp, #0
 8010bb8:	4603      	mov	r3, r0
 8010bba:	6039      	str	r1, [r7, #0]
 8010bbc:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8010bbe:	2301      	movs	r3, #1
 8010bc0:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	60fb      	str	r3, [r7, #12]
 8010bc6:	e007      	b.n	8010bd8 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8010bc8:	88fb      	ldrh	r3, [r7, #6]
 8010bca:	4618      	mov	r0, r3
 8010bcc:	f7ff ffae 	bl	8010b2c <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8010bd0:	7afb      	ldrb	r3, [r7, #11]
 8010bd2:	68fa      	ldr	r2, [r7, #12]
 8010bd4:	4413      	add	r3, r2
 8010bd6:	60fb      	str	r3, [r7, #12]
 8010bd8:	7afb      	ldrb	r3, [r7, #11]
 8010bda:	683a      	ldr	r2, [r7, #0]
 8010bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8010be0:	68fa      	ldr	r2, [r7, #12]
 8010be2:	429a      	cmp	r2, r3
 8010be4:	d3f0      	bcc.n	8010bc8 <ILI9341_SendRepeatedData+0x16>
}
 8010be6:	bf00      	nop
 8010be8:	bf00      	nop
 8010bea:	3710      	adds	r7, #16
 8010bec:	46bd      	mov	sp, r7
 8010bee:	bd80      	pop	{r7, pc}

08010bf0 <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b084      	sub	sp, #16
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8010bf8:	2336      	movs	r3, #54	; 0x36
 8010bfa:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8010bfc:	4a16      	ldr	r2, [pc, #88]	; (8010c58 <ILI9341_SetOrientation+0x68>)
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c04:	b29b      	uxth	r3, r3
 8010c06:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 8010c08:	f107 030e 	add.w	r3, r7, #14
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	f7ff ffa1 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 8010c12:	f107 030c 	add.w	r3, r7, #12
 8010c16:	2101      	movs	r1, #1
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f7ff ffa8 	bl	8010b6e <ILI9341_SendData>

	switch (orientation) {
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d002      	beq.n	8010c2a <ILI9341_SetOrientation+0x3a>
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2b03      	cmp	r3, #3
 8010c28:	d107      	bne.n	8010c3a <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 8010c2a:	4b0c      	ldr	r3, [pc, #48]	; (8010c5c <ILI9341_SetOrientation+0x6c>)
 8010c2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8010c30:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 8010c32:	4b0a      	ldr	r3, [pc, #40]	; (8010c5c <ILI9341_SetOrientation+0x6c>)
 8010c34:	22f0      	movs	r2, #240	; 0xf0
 8010c36:	605a      	str	r2, [r3, #4]
		break;
 8010c38:	e007      	b.n	8010c4a <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 8010c3a:	4b08      	ldr	r3, [pc, #32]	; (8010c5c <ILI9341_SetOrientation+0x6c>)
 8010c3c:	22f0      	movs	r2, #240	; 0xf0
 8010c3e:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 8010c40:	4b06      	ldr	r3, [pc, #24]	; (8010c5c <ILI9341_SetOrientation+0x6c>)
 8010c42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8010c46:	605a      	str	r2, [r3, #4]
		break;
 8010c48:	bf00      	nop
	}
	LCD.orientation = orientation;
 8010c4a:	4a04      	ldr	r2, [pc, #16]	; (8010c5c <ILI9341_SetOrientation+0x6c>)
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6093      	str	r3, [r2, #8]
}
 8010c50:	bf00      	nop
 8010c52:	3710      	adds	r7, #16
 8010c54:	46bd      	mov	sp, r7
 8010c56:	bd80      	pop	{r7, pc}
 8010c58:	2000000c 	.word	0x2000000c
 8010c5c:	20000b94 	.word	0x20000b94

08010c60 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b088      	sub	sp, #32
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	60f8      	str	r0, [r7, #12]
 8010c68:	60b9      	str	r1, [r7, #8]
 8010c6a:	607a      	str	r2, [r7, #4]
 8010c6c:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 8010c6e:	232a      	movs	r3, #42	; 0x2a
 8010c70:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	0a1b      	lsrs	r3, r3, #8
 8010c76:	b29b      	uxth	r3, r3
 8010c78:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	b29b      	uxth	r3, r3
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	b29b      	uxth	r3, r3
 8010c82:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8010c84:	68fa      	ldr	r2, [r7, #12]
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	4413      	add	r3, r2
 8010c8a:	3b01      	subs	r3, #1
 8010c8c:	0a1b      	lsrs	r3, r3, #8
 8010c8e:	b29b      	uxth	r3, r3
 8010c90:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	b29b      	uxth	r3, r3
 8010c9a:	4413      	add	r3, r2
 8010c9c:	b29b      	uxth	r3, r3
 8010c9e:	3b01      	subs	r3, #1
 8010ca0:	b29b      	uxth	r3, r3
 8010ca2:	b2db      	uxtb	r3, r3
 8010ca4:	b29b      	uxth	r3, r3
 8010ca6:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8010ca8:	f107 031e 	add.w	r3, r7, #30
 8010cac:	4618      	mov	r0, r3
 8010cae:	f7ff ff51 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8010cb2:	f107 0314 	add.w	r3, r7, #20
 8010cb6:	2104      	movs	r1, #4
 8010cb8:	4618      	mov	r0, r3
 8010cba:	f7ff ff58 	bl	8010b6e <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 8010cbe:	232b      	movs	r3, #43	; 0x2b
 8010cc0:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8010cc2:	68bb      	ldr	r3, [r7, #8]
 8010cc4:	0a1b      	lsrs	r3, r3, #8
 8010cc6:	b29b      	uxth	r3, r3
 8010cc8:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	b29b      	uxth	r3, r3
 8010cce:	b2db      	uxtb	r3, r3
 8010cd0:	b29b      	uxth	r3, r3
 8010cd2:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8010cd4:	68ba      	ldr	r2, [r7, #8]
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	4413      	add	r3, r2
 8010cda:	3b01      	subs	r3, #1
 8010cdc:	0a1b      	lsrs	r3, r3, #8
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8010ce2:	68bb      	ldr	r3, [r7, #8]
 8010ce4:	b29a      	uxth	r2, r3
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	b29b      	uxth	r3, r3
 8010cea:	4413      	add	r3, r2
 8010cec:	b29b      	uxth	r3, r3
 8010cee:	3b01      	subs	r3, #1
 8010cf0:	b29b      	uxth	r3, r3
 8010cf2:	b2db      	uxtb	r3, r3
 8010cf4:	b29b      	uxth	r3, r3
 8010cf6:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8010cf8:	f107 031e 	add.w	r3, r7, #30
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7ff ff29 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8010d02:	f107 0314 	add.w	r3, r7, #20
 8010d06:	2104      	movs	r1, #4
 8010d08:	4618      	mov	r0, r3
 8010d0a:	f7ff ff30 	bl	8010b6e <ILI9341_SendData>

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
 8010d0e:	232c      	movs	r3, #44	; 0x2c
 8010d10:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 8010d12:	f107 031e 	add.w	r3, r7, #30
 8010d16:	4618      	mov	r0, r3
 8010d18:	f7ff ff1c 	bl	8010b54 <ILI9341_SetAddress>
}
 8010d1c:	bf00      	nop
 8010d1e:	3720      	adds	r7, #32
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <ILI9341_Init>:
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b086      	sub	sp, #24
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 8010d2e:	6838      	ldr	r0, [r7, #0]
 8010d30:	f7ff ff5e 	bl	8010bf0 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8010d34:	4b35      	ldr	r3, [pc, #212]	; (8010e0c <ILI9341_Init+0xe8>)
 8010d36:	681a      	ldr	r2, [r3, #0]
 8010d38:	4b34      	ldr	r3, [pc, #208]	; (8010e0c <ILI9341_Init+0xe8>)
 8010d3a:	685b      	ldr	r3, [r3, #4]
 8010d3c:	2100      	movs	r1, #0
 8010d3e:	2000      	movs	r0, #0
 8010d40:	f7ff ff8e 	bl	8010c60 <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 8010d44:	2311      	movs	r3, #17
 8010d46:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8010d48:	f107 0316 	add.w	r3, r7, #22
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	f7ff ff01 	bl	8010b54 <ILI9341_SetAddress>
	HAL_Delay(200);
 8010d52:	20c8      	movs	r0, #200	; 0xc8
 8010d54:	f7f3 ffee 	bl	8004d34 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 8010d58:	2313      	movs	r3, #19
 8010d5a:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8010d5c:	f107 0316 	add.w	r3, r7, #22
 8010d60:	4618      	mov	r0, r3
 8010d62:	f7ff fef7 	bl	8010b54 <ILI9341_SetAddress>
	HAL_Delay(100);
 8010d66:	2064      	movs	r0, #100	; 0x64
 8010d68:	f7f3 ffe4 	bl	8004d34 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 8010d6c:	233a      	movs	r3, #58	; 0x3a
 8010d6e:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	b29b      	uxth	r3, r3
 8010d74:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8010d76:	f107 0316 	add.w	r3, r7, #22
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f7ff feea 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8010d80:	f107 030c 	add.w	r3, r7, #12
 8010d84:	2101      	movs	r1, #1
 8010d86:	4618      	mov	r0, r3
 8010d88:	f7ff fef1 	bl	8010b6e <ILI9341_SendData>
	HAL_Delay(100);
 8010d8c:	2064      	movs	r0, #100	; 0x64
 8010d8e:	f7f3 ffd1 	bl	8004d34 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 8010d92:	23f6      	movs	r3, #246	; 0xf6
 8010d94:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8010d96:	2349      	movs	r3, #73	; 0x49
 8010d98:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 8010d9e:	2320      	movs	r3, #32
 8010da0:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 8010da2:	f107 0316 	add.w	r3, r7, #22
 8010da6:	4618      	mov	r0, r3
 8010da8:	f7ff fed4 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8010dac:	f107 030c 	add.w	r3, r7, #12
 8010db0:	2103      	movs	r1, #3
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7ff fedb 	bl	8010b6e <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8010db8:	2335      	movs	r3, #53	; 0x35
 8010dba:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8010dbc:	2301      	movs	r3, #1
 8010dbe:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8010dc0:	f107 0316 	add.w	r3, r7, #22
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7ff fec5 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8010dca:	f107 030c 	add.w	r3, r7, #12
 8010dce:	2101      	movs	r1, #1
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	f7ff fecc 	bl	8010b6e <ILI9341_SendData>
	HAL_Delay(100);
 8010dd6:	2064      	movs	r0, #100	; 0x64
 8010dd8:	f7f3 ffac 	bl	8004d34 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8010ddc:	2344      	movs	r3, #68	; 0x44
 8010dde:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 8010de0:	2300      	movs	r3, #0
 8010de2:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8010de4:	2300      	movs	r3, #0
 8010de6:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8010de8:	f107 0316 	add.w	r3, r7, #22
 8010dec:	4618      	mov	r0, r3
 8010dee:	f7ff feb1 	bl	8010b54 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 8010df2:	f107 030c 	add.w	r3, r7, #12
 8010df6:	2102      	movs	r1, #2
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7ff feb8 	bl	8010b6e <ILI9341_SendData>
	HAL_Delay(100);
 8010dfe:	2064      	movs	r0, #100	; 0x64
 8010e00:	f7f3 ff98 	bl	8004d34 <HAL_Delay>
}
 8010e04:	bf00      	nop
 8010e06:	3718      	adds	r7, #24
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}
 8010e0c:	20000b94 	.word	0x20000b94

08010e10 <ILI9341_WaitTransfer>:

//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8010e14:	2032      	movs	r0, #50	; 0x32
 8010e16:	f7f3 ff8d 	bl	8004d34 <HAL_Delay>
}
 8010e1a:	bf00      	nop
 8010e1c:	bd80      	pop	{r7, pc}

08010e1e <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
 8010e1e:	b580      	push	{r7, lr}
 8010e20:	b082      	sub	sp, #8
 8010e22:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 8010e24:	2329      	movs	r3, #41	; 0x29
 8010e26:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 8010e28:	1dbb      	adds	r3, r7, #6
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	f7ff fe92 	bl	8010b54 <ILI9341_SetAddress>
}
 8010e30:	bf00      	nop
 8010e32:	3708      	adds	r7, #8
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}

08010e38 <ILI9341_GetParam>:
 *
 * Mone opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 8010e38:	b480      	push	{r7}
 8010e3a:	b085      	sub	sp, #20
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	4603      	mov	r3, r0
 8010e40:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 8010e42:	2300      	movs	r3, #0
 8010e44:	60fb      	str	r3, [r7, #12]

	switch (param) {
 8010e46:	79fb      	ldrb	r3, [r7, #7]
 8010e48:	2b03      	cmp	r3, #3
 8010e4a:	d81b      	bhi.n	8010e84 <ILI9341_GetParam+0x4c>
 8010e4c:	a201      	add	r2, pc, #4	; (adr r2, 8010e54 <ILI9341_GetParam+0x1c>)
 8010e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e52:	bf00      	nop
 8010e54:	08010e65 	.word	0x08010e65
 8010e58:	08010e6d 	.word	0x08010e6d
 8010e5c:	08010e75 	.word	0x08010e75
 8010e60:	08010e7d 	.word	0x08010e7d
	case LCD_WIDTH:
		value = LCD.width;
 8010e64:	4b0b      	ldr	r3, [pc, #44]	; (8010e94 <ILI9341_GetParam+0x5c>)
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	60fb      	str	r3, [r7, #12]
		break;
 8010e6a:	e00c      	b.n	8010e86 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 8010e6c:	4b09      	ldr	r3, [pc, #36]	; (8010e94 <ILI9341_GetParam+0x5c>)
 8010e6e:	685b      	ldr	r3, [r3, #4]
 8010e70:	60fb      	str	r3, [r7, #12]
		break;
 8010e72:	e008      	b.n	8010e86 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8010e74:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8010e78:	60fb      	str	r3, [r7, #12]
		break;
 8010e7a:	e004      	b.n	8010e86 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8010e7c:	4b05      	ldr	r3, [pc, #20]	; (8010e94 <ILI9341_GetParam+0x5c>)
 8010e7e:	689b      	ldr	r3, [r3, #8]
 8010e80:	60fb      	str	r3, [r7, #12]
		break;
 8010e82:	e000      	b.n	8010e86 <ILI9341_GetParam+0x4e>
	default:
		break;
 8010e84:	bf00      	nop
	}

	return value;
 8010e86:	68fb      	ldr	r3, [r7, #12]
}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	3714      	adds	r7, #20
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e92:	4770      	bx	lr
 8010e94:	20000b94 	.word	0x20000b94

08010e98 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8010e98:	b480      	push	{r7}
 8010e9a:	b087      	sub	sp, #28
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	60f8      	str	r0, [r7, #12]
 8010ea0:	60b9      	str	r1, [r7, #8]
 8010ea2:	607a      	str	r2, [r7, #4]
 8010ea4:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	68ba      	ldr	r2, [r7, #8]
 8010eaa:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	687a      	ldr	r2, [r7, #4]
 8010eb0:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	683a      	ldr	r2, [r7, #0]
 8010eb6:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	2204      	movs	r2, #4
 8010ebc:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	2204      	movs	r2, #4
 8010ec2:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	685a      	ldr	r2, [r3, #4]
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ecc:	1ad3      	subs	r3, r2, r3
 8010ece:	1e5a      	subs	r2, r3, #1
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	689a      	ldr	r2, [r3, #8]
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010edc:	1ad3      	subs	r3, r2, r3
 8010ede:	1e5a      	subs	r2, r3, #1
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	2201      	movs	r2, #1
 8010ef8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	2201      	movs	r2, #1
 8010f00:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	2200      	movs	r2, #0
 8010f08:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	2200      	movs	r2, #0
 8010f14:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	2200      	movs	r2, #0
 8010f1a:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	2200      	movs	r2, #0
 8010f20:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	2200      	movs	r2, #0
 8010f26:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8010f2e:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010f36:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	2200      	movs	r2, #0
 8010f42:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	2200      	movs	r2, #0
 8010f48:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8010f50:	2300      	movs	r3, #0
 8010f52:	75fb      	strb	r3, [r7, #23]
 8010f54:	e010      	b.n	8010f78 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 8010f56:	7dfb      	ldrb	r3, [r7, #23]
 8010f58:	68fa      	ldr	r2, [r7, #12]
 8010f5a:	330e      	adds	r3, #14
 8010f5c:	00db      	lsls	r3, r3, #3
 8010f5e:	4413      	add	r3, r2
 8010f60:	2200      	movs	r2, #0
 8010f62:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8010f64:	7dfb      	ldrb	r3, [r7, #23]
 8010f66:	68fa      	ldr	r2, [r7, #12]
 8010f68:	330e      	adds	r3, #14
 8010f6a:	00db      	lsls	r3, r3, #3
 8010f6c:	4413      	add	r3, r2
 8010f6e:	2200      	movs	r2, #0
 8010f70:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8010f72:	7dfb      	ldrb	r3, [r7, #23]
 8010f74:	3301      	adds	r3, #1
 8010f76:	75fb      	strb	r3, [r7, #23]
 8010f78:	7dfb      	ldrb	r3, [r7, #23]
 8010f7a:	2b02      	cmp	r3, #2
 8010f7c:	d9eb      	bls.n	8010f56 <UG_Init+0xbe>
   }

   gui = g;
 8010f7e:	4a05      	ldr	r2, [pc, #20]	; (8010f94 <UG_Init+0xfc>)
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	6013      	str	r3, [r2, #0]
   return 1;
 8010f84:	2301      	movs	r3, #1
}
 8010f86:	4618      	mov	r0, r3
 8010f88:	371c      	adds	r7, #28
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f90:	4770      	bx	lr
 8010f92:	bf00      	nop
 8010f94:	20000ba0 	.word	0x20000ba0

08010f98 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8010f98:	b4b0      	push	{r4, r5, r7}
 8010f9a:	b083      	sub	sp, #12
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8010fa0:	4b08      	ldr	r3, [pc, #32]	; (8010fc4 <UG_FontSelect+0x2c>)
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	687a      	ldr	r2, [r7, #4]
 8010fa6:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8010faa:	4615      	mov	r5, r2
 8010fac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010fae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010fb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010fb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8010fb8:	bf00      	nop
 8010fba:	370c      	adds	r7, #12
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	bcb0      	pop	{r4, r5, r7}
 8010fc0:	4770      	bx	lr
 8010fc2:	bf00      	nop
 8010fc4:	20000ba0 	.word	0x20000ba0

08010fc8 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b084      	sub	sp, #16
 8010fcc:	af02      	add	r7, sp, #8
 8010fce:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 8010fd0:	4b09      	ldr	r3, [pc, #36]	; (8010ff8 <UG_FillScreen+0x30>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	685b      	ldr	r3, [r3, #4]
 8010fd6:	1e5a      	subs	r2, r3, #1
 8010fd8:	4b07      	ldr	r3, [pc, #28]	; (8010ff8 <UG_FillScreen+0x30>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	689b      	ldr	r3, [r3, #8]
 8010fde:	1e59      	subs	r1, r3, #1
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	9300      	str	r3, [sp, #0]
 8010fe4:	460b      	mov	r3, r1
 8010fe6:	2100      	movs	r1, #0
 8010fe8:	2000      	movs	r0, #0
 8010fea:	f000 f807 	bl	8010ffc <UG_FillFrame>
}
 8010fee:	bf00      	nop
 8010ff0:	3708      	adds	r7, #8
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}
 8010ff6:	bf00      	nop
 8010ff8:	20000ba0 	.word	0x20000ba0

08010ffc <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8010ffc:	b590      	push	{r4, r7, lr}
 8010ffe:	b089      	sub	sp, #36	; 0x24
 8011000:	af02      	add	r7, sp, #8
 8011002:	60f8      	str	r0, [r7, #12]
 8011004:	60b9      	str	r1, [r7, #8]
 8011006:	607a      	str	r2, [r7, #4]
 8011008:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 801100a:	687a      	ldr	r2, [r7, #4]
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	429a      	cmp	r2, r3
 8011010:	da05      	bge.n	801101e <UG_FillFrame+0x22>
   {
      n = x2;
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	617b      	str	r3, [r7, #20]
      x2 = x1;
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	607b      	str	r3, [r7, #4]
      x1 = n;
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 801101e:	683a      	ldr	r2, [r7, #0]
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	429a      	cmp	r2, r3
 8011024:	da05      	bge.n	8011032 <UG_FillFrame+0x36>
   {
      n = y2;
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	617b      	str	r3, [r7, #20]
      y2 = y1;
 801102a:	68bb      	ldr	r3, [r7, #8]
 801102c:	603b      	str	r3, [r7, #0]
      y1 = n;
 801102e:	697b      	ldr	r3, [r7, #20]
 8011030:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 8011032:	4b1b      	ldr	r3, [pc, #108]	; (80110a0 <UG_FillFrame+0xa4>)
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801103a:	f003 0302 	and.w	r3, r3, #2
 801103e:	2b00      	cmp	r3, #0
 8011040:	d00d      	beq.n	801105e <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8011042:	4b17      	ldr	r3, [pc, #92]	; (80110a0 <UG_FillFrame+0xa4>)
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011048:	461c      	mov	r4, r3
 801104a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801104c:	9300      	str	r3, [sp, #0]
 801104e:	683b      	ldr	r3, [r7, #0]
 8011050:	687a      	ldr	r2, [r7, #4]
 8011052:	68b9      	ldr	r1, [r7, #8]
 8011054:	68f8      	ldr	r0, [r7, #12]
 8011056:	47a0      	blx	r4
 8011058:	4603      	mov	r3, r0
 801105a:	2b00      	cmp	r3, #0
 801105c:	d01b      	beq.n	8011096 <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 801105e:	68bb      	ldr	r3, [r7, #8]
 8011060:	613b      	str	r3, [r7, #16]
 8011062:	e013      	b.n	801108c <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	617b      	str	r3, [r7, #20]
 8011068:	e009      	b.n	801107e <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 801106a:	4b0d      	ldr	r3, [pc, #52]	; (80110a0 <UG_FillFrame+0xa4>)
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011072:	6939      	ldr	r1, [r7, #16]
 8011074:	6978      	ldr	r0, [r7, #20]
 8011076:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	3301      	adds	r3, #1
 801107c:	617b      	str	r3, [r7, #20]
 801107e:	697a      	ldr	r2, [r7, #20]
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	429a      	cmp	r2, r3
 8011084:	ddf1      	ble.n	801106a <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 8011086:	693b      	ldr	r3, [r7, #16]
 8011088:	3301      	adds	r3, #1
 801108a:	613b      	str	r3, [r7, #16]
 801108c:	693a      	ldr	r2, [r7, #16]
 801108e:	683b      	ldr	r3, [r7, #0]
 8011090:	429a      	cmp	r2, r3
 8011092:	dde7      	ble.n	8011064 <UG_FillFrame+0x68>
 8011094:	e000      	b.n	8011098 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8011096:	bf00      	nop
      }
   }
}
 8011098:	371c      	adds	r7, #28
 801109a:	46bd      	mov	sp, r7
 801109c:	bd90      	pop	{r4, r7, pc}
 801109e:	bf00      	nop
 80110a0:	20000ba0 	.word	0x20000ba0

080110a4 <UG_DrawCircle>:
{
   gui->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 80110a4:	b580      	push	{r7, lr}
 80110a6:	b08a      	sub	sp, #40	; 0x28
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	60f8      	str	r0, [r7, #12]
 80110ac:	60b9      	str	r1, [r7, #8]
 80110ae:	607a      	str	r2, [r7, #4]
 80110b0:	603b      	str	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	f2c0 808d 	blt.w	80111d4 <UG_DrawCircle+0x130>
   if ( y0<0 ) return;
 80110ba:	68bb      	ldr	r3, [r7, #8]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	f2c0 808b 	blt.w	80111d8 <UG_DrawCircle+0x134>
   if ( r<=0 ) return;
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	f340 8089 	ble.w	80111dc <UG_DrawCircle+0x138>

   xd = 1 - (r << 1);
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	005b      	lsls	r3, r3, #1
 80110ce:	f1c3 0301 	rsb	r3, r3, #1
 80110d2:	61fb      	str	r3, [r7, #28]
   yd = 0;
 80110d4:	2300      	movs	r3, #0
 80110d6:	61bb      	str	r3, [r7, #24]
   e = 0;
 80110d8:	2300      	movs	r3, #0
 80110da:	617b      	str	r3, [r7, #20]
   x = r;
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	627b      	str	r3, [r7, #36]	; 0x24
   y = 0;
 80110e0:	2300      	movs	r3, #0
 80110e2:	623b      	str	r3, [r7, #32]

   while ( x >= y )
 80110e4:	e071      	b.n	80111ca <UG_DrawCircle+0x126>
   {
      gui->pset(x0 - x, y0 + y, c);
 80110e6:	4b3f      	ldr	r3, [pc, #252]	; (80111e4 <UG_DrawCircle+0x140>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	68f9      	ldr	r1, [r7, #12]
 80110ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80110f0:	1a88      	subs	r0, r1, r2
 80110f2:	68b9      	ldr	r1, [r7, #8]
 80110f4:	6a3a      	ldr	r2, [r7, #32]
 80110f6:	4411      	add	r1, r2
 80110f8:	683a      	ldr	r2, [r7, #0]
 80110fa:	4798      	blx	r3
      gui->pset(x0 - x, y0 - y, c);
 80110fc:	4b39      	ldr	r3, [pc, #228]	; (80111e4 <UG_DrawCircle+0x140>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	68f9      	ldr	r1, [r7, #12]
 8011104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011106:	1a88      	subs	r0, r1, r2
 8011108:	68b9      	ldr	r1, [r7, #8]
 801110a:	6a3a      	ldr	r2, [r7, #32]
 801110c:	1a89      	subs	r1, r1, r2
 801110e:	683a      	ldr	r2, [r7, #0]
 8011110:	4798      	blx	r3
      gui->pset(x0 + x, y0 + y, c);
 8011112:	4b34      	ldr	r3, [pc, #208]	; (80111e4 <UG_DrawCircle+0x140>)
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	68f9      	ldr	r1, [r7, #12]
 801111a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801111c:	1888      	adds	r0, r1, r2
 801111e:	68b9      	ldr	r1, [r7, #8]
 8011120:	6a3a      	ldr	r2, [r7, #32]
 8011122:	4411      	add	r1, r2
 8011124:	683a      	ldr	r2, [r7, #0]
 8011126:	4798      	blx	r3
      gui->pset(x0 + x, y0 - y, c);
 8011128:	4b2e      	ldr	r3, [pc, #184]	; (80111e4 <UG_DrawCircle+0x140>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	68f9      	ldr	r1, [r7, #12]
 8011130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011132:	1888      	adds	r0, r1, r2
 8011134:	68b9      	ldr	r1, [r7, #8]
 8011136:	6a3a      	ldr	r2, [r7, #32]
 8011138:	1a89      	subs	r1, r1, r2
 801113a:	683a      	ldr	r2, [r7, #0]
 801113c:	4798      	blx	r3
      gui->pset(x0 - y, y0 + x, c);
 801113e:	4b29      	ldr	r3, [pc, #164]	; (80111e4 <UG_DrawCircle+0x140>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	68f9      	ldr	r1, [r7, #12]
 8011146:	6a3a      	ldr	r2, [r7, #32]
 8011148:	1a88      	subs	r0, r1, r2
 801114a:	68b9      	ldr	r1, [r7, #8]
 801114c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801114e:	4411      	add	r1, r2
 8011150:	683a      	ldr	r2, [r7, #0]
 8011152:	4798      	blx	r3
      gui->pset(x0 - y, y0 - x, c);
 8011154:	4b23      	ldr	r3, [pc, #140]	; (80111e4 <UG_DrawCircle+0x140>)
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	68f9      	ldr	r1, [r7, #12]
 801115c:	6a3a      	ldr	r2, [r7, #32]
 801115e:	1a88      	subs	r0, r1, r2
 8011160:	68b9      	ldr	r1, [r7, #8]
 8011162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011164:	1a89      	subs	r1, r1, r2
 8011166:	683a      	ldr	r2, [r7, #0]
 8011168:	4798      	blx	r3
      gui->pset(x0 + y, y0 + x, c);
 801116a:	4b1e      	ldr	r3, [pc, #120]	; (80111e4 <UG_DrawCircle+0x140>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	68f9      	ldr	r1, [r7, #12]
 8011172:	6a3a      	ldr	r2, [r7, #32]
 8011174:	1888      	adds	r0, r1, r2
 8011176:	68b9      	ldr	r1, [r7, #8]
 8011178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801117a:	4411      	add	r1, r2
 801117c:	683a      	ldr	r2, [r7, #0]
 801117e:	4798      	blx	r3
      gui->pset(x0 + y, y0 - x, c);
 8011180:	4b18      	ldr	r3, [pc, #96]	; (80111e4 <UG_DrawCircle+0x140>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	68f9      	ldr	r1, [r7, #12]
 8011188:	6a3a      	ldr	r2, [r7, #32]
 801118a:	1888      	adds	r0, r1, r2
 801118c:	68b9      	ldr	r1, [r7, #8]
 801118e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011190:	1a89      	subs	r1, r1, r2
 8011192:	683a      	ldr	r2, [r7, #0]
 8011194:	4798      	blx	r3

      y++;
 8011196:	6a3b      	ldr	r3, [r7, #32]
 8011198:	3301      	adds	r3, #1
 801119a:	623b      	str	r3, [r7, #32]
      e += yd;
 801119c:	697a      	ldr	r2, [r7, #20]
 801119e:	69bb      	ldr	r3, [r7, #24]
 80111a0:	4413      	add	r3, r2
 80111a2:	617b      	str	r3, [r7, #20]
      yd += 2;
 80111a4:	69bb      	ldr	r3, [r7, #24]
 80111a6:	3302      	adds	r3, #2
 80111a8:	61bb      	str	r3, [r7, #24]
      if ( ((e << 1) + xd) > 0 )
 80111aa:	697b      	ldr	r3, [r7, #20]
 80111ac:	005a      	lsls	r2, r3, #1
 80111ae:	69fb      	ldr	r3, [r7, #28]
 80111b0:	4413      	add	r3, r2
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	dd09      	ble.n	80111ca <UG_DrawCircle+0x126>
      {
         x--;
 80111b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b8:	3b01      	subs	r3, #1
 80111ba:	627b      	str	r3, [r7, #36]	; 0x24
         e += xd;
 80111bc:	697a      	ldr	r2, [r7, #20]
 80111be:	69fb      	ldr	r3, [r7, #28]
 80111c0:	4413      	add	r3, r2
 80111c2:	617b      	str	r3, [r7, #20]
         xd += 2;
 80111c4:	69fb      	ldr	r3, [r7, #28]
 80111c6:	3302      	adds	r3, #2
 80111c8:	61fb      	str	r3, [r7, #28]
   while ( x >= y )
 80111ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80111cc:	6a3b      	ldr	r3, [r7, #32]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	da89      	bge.n	80110e6 <UG_DrawCircle+0x42>
 80111d2:	e004      	b.n	80111de <UG_DrawCircle+0x13a>
   if ( x0<0 ) return;
 80111d4:	bf00      	nop
 80111d6:	e002      	b.n	80111de <UG_DrawCircle+0x13a>
   if ( y0<0 ) return;
 80111d8:	bf00      	nop
 80111da:	e000      	b.n	80111de <UG_DrawCircle+0x13a>
   if ( r<=0 ) return;
 80111dc:	bf00      	nop
      }
   }
}
 80111de:	3728      	adds	r7, #40	; 0x28
 80111e0:	46bd      	mov	sp, r7
 80111e2:	bd80      	pop	{r7, pc}
 80111e4:	20000ba0 	.word	0x20000ba0

080111e8 <UG_FillCircle>:

void UG_FillCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 80111e8:	b590      	push	{r4, r7, lr}
 80111ea:	b08b      	sub	sp, #44	; 0x2c
 80111ec:	af02      	add	r7, sp, #8
 80111ee:	60f8      	str	r0, [r7, #12]
 80111f0:	60b9      	str	r1, [r7, #8]
 80111f2:	607a      	str	r2, [r7, #4]
 80111f4:	603b      	str	r3, [r7, #0]
   UG_S16  x,y,xd;

   if ( x0<0 ) return;
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	f2c0 8081 	blt.w	8011300 <UG_FillCircle+0x118>
   if ( y0<0 ) return;
 80111fe:	68bb      	ldr	r3, [r7, #8]
 8011200:	2b00      	cmp	r3, #0
 8011202:	db7f      	blt.n	8011304 <UG_FillCircle+0x11c>
   if ( r<=0 ) return;
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	2b00      	cmp	r3, #0
 8011208:	dd7e      	ble.n	8011308 <UG_FillCircle+0x120>

   xd = 3 - (r << 1);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	005b      	lsls	r3, r3, #1
 801120e:	f1c3 0303 	rsb	r3, r3, #3
 8011212:	617b      	str	r3, [r7, #20]
   x = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	61fb      	str	r3, [r7, #28]
   y = r;
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	61bb      	str	r3, [r7, #24]

   while ( x <= y )
 801121c:	e065      	b.n	80112ea <UG_FillCircle+0x102>
   {
     if( y > 0 )
 801121e:	69bb      	ldr	r3, [r7, #24]
 8011220:	2b00      	cmp	r3, #0
 8011222:	dd23      	ble.n	801126c <UG_FillCircle+0x84>
     {
        UG_DrawLine(x0 - x, y0 - y,x0 - x, y0 + y, c);
 8011224:	68fa      	ldr	r2, [r7, #12]
 8011226:	69fb      	ldr	r3, [r7, #28]
 8011228:	1ad0      	subs	r0, r2, r3
 801122a:	68ba      	ldr	r2, [r7, #8]
 801122c:	69bb      	ldr	r3, [r7, #24]
 801122e:	1ad1      	subs	r1, r2, r3
 8011230:	68fa      	ldr	r2, [r7, #12]
 8011232:	69fb      	ldr	r3, [r7, #28]
 8011234:	1ad4      	subs	r4, r2, r3
 8011236:	68ba      	ldr	r2, [r7, #8]
 8011238:	69bb      	ldr	r3, [r7, #24]
 801123a:	441a      	add	r2, r3
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	9300      	str	r3, [sp, #0]
 8011240:	4613      	mov	r3, r2
 8011242:	4622      	mov	r2, r4
 8011244:	f000 f864 	bl	8011310 <UG_DrawLine>
        UG_DrawLine(x0 + x, y0 - y,x0 + x, y0 + y, c);
 8011248:	68fa      	ldr	r2, [r7, #12]
 801124a:	69fb      	ldr	r3, [r7, #28]
 801124c:	18d0      	adds	r0, r2, r3
 801124e:	68ba      	ldr	r2, [r7, #8]
 8011250:	69bb      	ldr	r3, [r7, #24]
 8011252:	1ad1      	subs	r1, r2, r3
 8011254:	68fa      	ldr	r2, [r7, #12]
 8011256:	69fb      	ldr	r3, [r7, #28]
 8011258:	18d4      	adds	r4, r2, r3
 801125a:	68ba      	ldr	r2, [r7, #8]
 801125c:	69bb      	ldr	r3, [r7, #24]
 801125e:	441a      	add	r2, r3
 8011260:	683b      	ldr	r3, [r7, #0]
 8011262:	9300      	str	r3, [sp, #0]
 8011264:	4613      	mov	r3, r2
 8011266:	4622      	mov	r2, r4
 8011268:	f000 f852 	bl	8011310 <UG_DrawLine>
     }
     if( x > 0 )
 801126c:	69fb      	ldr	r3, [r7, #28]
 801126e:	2b00      	cmp	r3, #0
 8011270:	dd23      	ble.n	80112ba <UG_FillCircle+0xd2>
     {
        UG_DrawLine(x0 - y, y0 - x,x0 - y, y0 + x, c);
 8011272:	68fa      	ldr	r2, [r7, #12]
 8011274:	69bb      	ldr	r3, [r7, #24]
 8011276:	1ad0      	subs	r0, r2, r3
 8011278:	68ba      	ldr	r2, [r7, #8]
 801127a:	69fb      	ldr	r3, [r7, #28]
 801127c:	1ad1      	subs	r1, r2, r3
 801127e:	68fa      	ldr	r2, [r7, #12]
 8011280:	69bb      	ldr	r3, [r7, #24]
 8011282:	1ad4      	subs	r4, r2, r3
 8011284:	68ba      	ldr	r2, [r7, #8]
 8011286:	69fb      	ldr	r3, [r7, #28]
 8011288:	441a      	add	r2, r3
 801128a:	683b      	ldr	r3, [r7, #0]
 801128c:	9300      	str	r3, [sp, #0]
 801128e:	4613      	mov	r3, r2
 8011290:	4622      	mov	r2, r4
 8011292:	f000 f83d 	bl	8011310 <UG_DrawLine>
        UG_DrawLine(x0 + y, y0 - x,x0 + y, y0 + x, c);
 8011296:	68fa      	ldr	r2, [r7, #12]
 8011298:	69bb      	ldr	r3, [r7, #24]
 801129a:	18d0      	adds	r0, r2, r3
 801129c:	68ba      	ldr	r2, [r7, #8]
 801129e:	69fb      	ldr	r3, [r7, #28]
 80112a0:	1ad1      	subs	r1, r2, r3
 80112a2:	68fa      	ldr	r2, [r7, #12]
 80112a4:	69bb      	ldr	r3, [r7, #24]
 80112a6:	18d4      	adds	r4, r2, r3
 80112a8:	68ba      	ldr	r2, [r7, #8]
 80112aa:	69fb      	ldr	r3, [r7, #28]
 80112ac:	441a      	add	r2, r3
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	9300      	str	r3, [sp, #0]
 80112b2:	4613      	mov	r3, r2
 80112b4:	4622      	mov	r2, r4
 80112b6:	f000 f82b 	bl	8011310 <UG_DrawLine>
     }
     if ( xd < 0 )
 80112ba:	697b      	ldr	r3, [r7, #20]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	da06      	bge.n	80112ce <UG_FillCircle+0xe6>
     {
        xd += (x << 2) + 6;
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	009b      	lsls	r3, r3, #2
 80112c4:	3306      	adds	r3, #6
 80112c6:	697a      	ldr	r2, [r7, #20]
 80112c8:	4413      	add	r3, r2
 80112ca:	617b      	str	r3, [r7, #20]
 80112cc:	e00a      	b.n	80112e4 <UG_FillCircle+0xfc>
     }
     else
     {
        xd += ((x - y) << 2) + 10;
 80112ce:	69fa      	ldr	r2, [r7, #28]
 80112d0:	69bb      	ldr	r3, [r7, #24]
 80112d2:	1ad3      	subs	r3, r2, r3
 80112d4:	009b      	lsls	r3, r3, #2
 80112d6:	330a      	adds	r3, #10
 80112d8:	697a      	ldr	r2, [r7, #20]
 80112da:	4413      	add	r3, r2
 80112dc:	617b      	str	r3, [r7, #20]
        y--;
 80112de:	69bb      	ldr	r3, [r7, #24]
 80112e0:	3b01      	subs	r3, #1
 80112e2:	61bb      	str	r3, [r7, #24]
     }
     x++;
 80112e4:	69fb      	ldr	r3, [r7, #28]
 80112e6:	3301      	adds	r3, #1
 80112e8:	61fb      	str	r3, [r7, #28]
   while ( x <= y )
 80112ea:	69fa      	ldr	r2, [r7, #28]
 80112ec:	69bb      	ldr	r3, [r7, #24]
 80112ee:	429a      	cmp	r2, r3
 80112f0:	dd95      	ble.n	801121e <UG_FillCircle+0x36>
   }
   UG_DrawCircle(x0, y0, r,c);
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	687a      	ldr	r2, [r7, #4]
 80112f6:	68b9      	ldr	r1, [r7, #8]
 80112f8:	68f8      	ldr	r0, [r7, #12]
 80112fa:	f7ff fed3 	bl	80110a4 <UG_DrawCircle>
 80112fe:	e004      	b.n	801130a <UG_FillCircle+0x122>
   if ( x0<0 ) return;
 8011300:	bf00      	nop
 8011302:	e002      	b.n	801130a <UG_FillCircle+0x122>
   if ( y0<0 ) return;
 8011304:	bf00      	nop
 8011306:	e000      	b.n	801130a <UG_FillCircle+0x122>
   if ( r<=0 ) return;
 8011308:	bf00      	nop
}
 801130a:	3724      	adds	r7, #36	; 0x24
 801130c:	46bd      	mov	sp, r7
 801130e:	bd90      	pop	{r4, r7, pc}

08011310 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8011310:	b590      	push	{r4, r7, lr}
 8011312:	b093      	sub	sp, #76	; 0x4c
 8011314:	af02      	add	r7, sp, #8
 8011316:	60f8      	str	r0, [r7, #12]
 8011318:	60b9      	str	r1, [r7, #8]
 801131a:	607a      	str	r2, [r7, #4]
 801131c:	603b      	str	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 801131e:	4b4f      	ldr	r3, [pc, #316]	; (801145c <UG_DrawLine+0x14c>)
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8011326:	f003 0302 	and.w	r3, r3, #2
 801132a:	2b00      	cmp	r3, #0
 801132c:	d00e      	beq.n	801134c <UG_DrawLine+0x3c>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 801132e:	4b4b      	ldr	r3, [pc, #300]	; (801145c <UG_DrawLine+0x14c>)
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011334:	461c      	mov	r4, r3
 8011336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011338:	9300      	str	r3, [sp, #0]
 801133a:	683b      	ldr	r3, [r7, #0]
 801133c:	687a      	ldr	r2, [r7, #4]
 801133e:	68b9      	ldr	r1, [r7, #8]
 8011340:	68f8      	ldr	r0, [r7, #12]
 8011342:	47a0      	blx	r4
 8011344:	4603      	mov	r3, r0
 8011346:	2b00      	cmp	r3, #0
 8011348:	f000 8083 	beq.w	8011452 <UG_DrawLine+0x142>
   }

   dx = x2 - x1;
 801134c:	687a      	ldr	r2, [r7, #4]
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	1ad3      	subs	r3, r2, r3
 8011352:	62bb      	str	r3, [r7, #40]	; 0x28
   dy = y2 - y1;
 8011354:	683a      	ldr	r2, [r7, #0]
 8011356:	68bb      	ldr	r3, [r7, #8]
 8011358:	1ad3      	subs	r3, r2, r3
 801135a:	627b      	str	r3, [r7, #36]	; 0x24
   dxabs = (dx>0)?dx:-dx;
 801135c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801135e:	2b00      	cmp	r3, #0
 8011360:	bfb8      	it	lt
 8011362:	425b      	neglt	r3, r3
 8011364:	623b      	str	r3, [r7, #32]
   dyabs = (dy>0)?dy:-dy;
 8011366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011368:	2b00      	cmp	r3, #0
 801136a:	bfb8      	it	lt
 801136c:	425b      	neglt	r3, r3
 801136e:	61fb      	str	r3, [r7, #28]
   sgndx = (dx>0)?1:-1;
 8011370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011372:	2b00      	cmp	r3, #0
 8011374:	dd01      	ble.n	801137a <UG_DrawLine+0x6a>
 8011376:	2301      	movs	r3, #1
 8011378:	e001      	b.n	801137e <UG_DrawLine+0x6e>
 801137a:	f04f 33ff 	mov.w	r3, #4294967295
 801137e:	61bb      	str	r3, [r7, #24]
   sgndy = (dy>0)?1:-1;
 8011380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011382:	2b00      	cmp	r3, #0
 8011384:	dd01      	ble.n	801138a <UG_DrawLine+0x7a>
 8011386:	2301      	movs	r3, #1
 8011388:	e001      	b.n	801138e <UG_DrawLine+0x7e>
 801138a:	f04f 33ff 	mov.w	r3, #4294967295
 801138e:	617b      	str	r3, [r7, #20]
   x = dyabs >> 1;
 8011390:	69fb      	ldr	r3, [r7, #28]
 8011392:	105b      	asrs	r3, r3, #1
 8011394:	63bb      	str	r3, [r7, #56]	; 0x38
   y = dxabs >> 1;
 8011396:	6a3b      	ldr	r3, [r7, #32]
 8011398:	105b      	asrs	r3, r3, #1
 801139a:	637b      	str	r3, [r7, #52]	; 0x34
   drawx = x1;
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	633b      	str	r3, [r7, #48]	; 0x30
   drawy = y1;
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	62fb      	str	r3, [r7, #44]	; 0x2c

   gui->pset(drawx, drawy,c);
 80113a4:	4b2d      	ldr	r3, [pc, #180]	; (801145c <UG_DrawLine+0x14c>)
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80113ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80113ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80113b0:	4798      	blx	r3

   if( dxabs >= dyabs )
 80113b2:	6a3a      	ldr	r2, [r7, #32]
 80113b4:	69fb      	ldr	r3, [r7, #28]
 80113b6:	429a      	cmp	r2, r3
 80113b8:	db25      	blt.n	8011406 <UG_DrawLine+0xf6>
   {
      for( n=0; n<dxabs; n++ )
 80113ba:	2300      	movs	r3, #0
 80113bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80113be:	e01d      	b.n	80113fc <UG_DrawLine+0xec>
      {
         y += dyabs;
 80113c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113c2:	69fb      	ldr	r3, [r7, #28]
 80113c4:	4413      	add	r3, r2
 80113c6:	637b      	str	r3, [r7, #52]	; 0x34
         if( y >= dxabs )
 80113c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113ca:	6a3b      	ldr	r3, [r7, #32]
 80113cc:	429a      	cmp	r2, r3
 80113ce:	db07      	blt.n	80113e0 <UG_DrawLine+0xd0>
         {
            y -= dxabs;
 80113d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80113d2:	6a3b      	ldr	r3, [r7, #32]
 80113d4:	1ad3      	subs	r3, r2, r3
 80113d6:	637b      	str	r3, [r7, #52]	; 0x34
            drawy += sgndy;
 80113d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80113da:	697b      	ldr	r3, [r7, #20]
 80113dc:	4413      	add	r3, r2
 80113de:	62fb      	str	r3, [r7, #44]	; 0x2c
         }
         drawx += sgndx;
 80113e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80113e2:	69bb      	ldr	r3, [r7, #24]
 80113e4:	4413      	add	r3, r2
 80113e6:	633b      	str	r3, [r7, #48]	; 0x30
         gui->pset(drawx, drawy,c);
 80113e8:	4b1c      	ldr	r3, [pc, #112]	; (801145c <UG_DrawLine+0x14c>)
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80113f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80113f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80113f4:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 80113f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113f8:	3301      	adds	r3, #1
 80113fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80113fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80113fe:	6a3b      	ldr	r3, [r7, #32]
 8011400:	429a      	cmp	r2, r3
 8011402:	dbdd      	blt.n	80113c0 <UG_DrawLine+0xb0>
 8011404:	e026      	b.n	8011454 <UG_DrawLine+0x144>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8011406:	2300      	movs	r3, #0
 8011408:	63fb      	str	r3, [r7, #60]	; 0x3c
 801140a:	e01d      	b.n	8011448 <UG_DrawLine+0x138>
      {
         x += dxabs;
 801140c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801140e:	6a3b      	ldr	r3, [r7, #32]
 8011410:	4413      	add	r3, r2
 8011412:	63bb      	str	r3, [r7, #56]	; 0x38
         if( x >= dyabs )
 8011414:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011416:	69fb      	ldr	r3, [r7, #28]
 8011418:	429a      	cmp	r2, r3
 801141a:	db07      	blt.n	801142c <UG_DrawLine+0x11c>
         {
            x -= dyabs;
 801141c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801141e:	69fb      	ldr	r3, [r7, #28]
 8011420:	1ad3      	subs	r3, r2, r3
 8011422:	63bb      	str	r3, [r7, #56]	; 0x38
            drawx += sgndx;
 8011424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011426:	69bb      	ldr	r3, [r7, #24]
 8011428:	4413      	add	r3, r2
 801142a:	633b      	str	r3, [r7, #48]	; 0x30
         }
         drawy += sgndy;
 801142c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801142e:	697b      	ldr	r3, [r7, #20]
 8011430:	4413      	add	r3, r2
 8011432:	62fb      	str	r3, [r7, #44]	; 0x2c
         gui->pset(drawx, drawy,c);
 8011434:	4b09      	ldr	r3, [pc, #36]	; (801145c <UG_DrawLine+0x14c>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801143c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801143e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011440:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8011442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011444:	3301      	adds	r3, #1
 8011446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011448:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801144a:	69fb      	ldr	r3, [r7, #28]
 801144c:	429a      	cmp	r2, r3
 801144e:	dbdd      	blt.n	801140c <UG_DrawLine+0xfc>
 8011450:	e000      	b.n	8011454 <UG_DrawLine+0x144>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8011452:	bf00      	nop
      }
   }  
}
 8011454:	3744      	adds	r7, #68	; 0x44
 8011456:	46bd      	mov	sp, r7
 8011458:	bd90      	pop	{r4, r7, pc}
 801145a:	bf00      	nop
 801145c:	20000ba0 	.word	0x20000ba0

08011460 <UG_PutString>:

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b08a      	sub	sp, #40	; 0x28
 8011464:	af02      	add	r7, sp, #8
 8011466:	60f8      	str	r0, [r7, #12]
 8011468:	60b9      	str	r1, [r7, #8]
 801146a:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	61fb      	str	r3, [r7, #28]
   yp=y;
 8011470:	68bb      	ldr	r3, [r7, #8]
 8011472:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 8011474:	e059      	b.n	801152a <UG_PutString+0xca>
   {
      chr = *str++;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	1c5a      	adds	r2, r3, #1
 801147a:	607a      	str	r2, [r7, #4]
 801147c:	781b      	ldrb	r3, [r3, #0]
 801147e:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8011480:	7dfa      	ldrb	r2, [r7, #23]
 8011482:	4b2e      	ldr	r3, [pc, #184]	; (801153c <UG_PutString+0xdc>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011488:	429a      	cmp	r2, r3
 801148a:	d34e      	bcc.n	801152a <UG_PutString+0xca>
 801148c:	7dfa      	ldrb	r2, [r7, #23]
 801148e:	4b2b      	ldr	r3, [pc, #172]	; (801153c <UG_PutString+0xdc>)
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011494:	429a      	cmp	r2, r3
 8011496:	d900      	bls.n	801149a <UG_PutString+0x3a>
 8011498:	e047      	b.n	801152a <UG_PutString+0xca>
      if ( chr == '\n' )
 801149a:	7dfb      	ldrb	r3, [r7, #23]
 801149c:	2b0a      	cmp	r3, #10
 801149e:	d104      	bne.n	80114aa <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 80114a0:	4b26      	ldr	r3, [pc, #152]	; (801153c <UG_PutString+0xdc>)
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	685b      	ldr	r3, [r3, #4]
 80114a6:	61fb      	str	r3, [r7, #28]
         continue;
 80114a8:	e03f      	b.n	801152a <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80114aa:	4b24      	ldr	r3, [pc, #144]	; (801153c <UG_PutString+0xdc>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d00a      	beq.n	80114ca <UG_PutString+0x6a>
 80114b4:	4b21      	ldr	r3, [pc, #132]	; (801153c <UG_PutString+0xdc>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80114ba:	7df9      	ldrb	r1, [r7, #23]
 80114bc:	4b1f      	ldr	r3, [pc, #124]	; (801153c <UG_PutString+0xdc>)
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80114c2:	1acb      	subs	r3, r1, r3
 80114c4:	4413      	add	r3, r2
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	e003      	b.n	80114d2 <UG_PutString+0x72>
 80114ca:	4b1c      	ldr	r3, [pc, #112]	; (801153c <UG_PutString+0xdc>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80114d0:	b2db      	uxtb	r3, r3
 80114d2:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 80114d4:	4b19      	ldr	r3, [pc, #100]	; (801153c <UG_PutString+0xdc>)
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	685a      	ldr	r2, [r3, #4]
 80114da:	7db9      	ldrb	r1, [r7, #22]
 80114dc:	69fb      	ldr	r3, [r7, #28]
 80114de:	440b      	add	r3, r1
 80114e0:	429a      	cmp	r2, r3
 80114e2:	dc0c      	bgt.n	80114fe <UG_PutString+0x9e>
      {
         xp = x;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 80114e8:	4b14      	ldr	r3, [pc, #80]	; (801153c <UG_PutString+0xdc>)
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80114ee:	4a13      	ldr	r2, [pc, #76]	; (801153c <UG_PutString+0xdc>)
 80114f0:	6812      	ldr	r2, [r2, #0]
 80114f2:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 80114f6:	4413      	add	r3, r2
 80114f8:	69ba      	ldr	r2, [r7, #24]
 80114fa:	4413      	add	r3, r2
 80114fc:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80114fe:	4b0f      	ldr	r3, [pc, #60]	; (801153c <UG_PutString+0xdc>)
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011504:	4b0d      	ldr	r3, [pc, #52]	; (801153c <UG_PutString+0xdc>)
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801150a:	7df8      	ldrb	r0, [r7, #23]
 801150c:	9300      	str	r3, [sp, #0]
 801150e:	4613      	mov	r3, r2
 8011510:	69ba      	ldr	r2, [r7, #24]
 8011512:	69f9      	ldr	r1, [r7, #28]
 8011514:	f000 f814 	bl	8011540 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8011518:	7dbb      	ldrb	r3, [r7, #22]
 801151a:	4a08      	ldr	r2, [pc, #32]	; (801153c <UG_PutString+0xdc>)
 801151c:	6812      	ldr	r2, [r2, #0]
 801151e:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 8011522:	4413      	add	r3, r2
 8011524:	69fa      	ldr	r2, [r7, #28]
 8011526:	4413      	add	r3, r2
 8011528:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	781b      	ldrb	r3, [r3, #0]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d1a1      	bne.n	8011476 <UG_PutString+0x16>
   }
}
 8011532:	bf00      	nop
 8011534:	bf00      	nop
 8011536:	3720      	adds	r7, #32
 8011538:	46bd      	mov	sp, r7
 801153a:	bd80      	pop	{r7, pc}
 801153c:	20000ba0 	.word	0x20000ba0

08011540 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b086      	sub	sp, #24
 8011544:	af02      	add	r7, sp, #8
 8011546:	60b9      	str	r1, [r7, #8]
 8011548:	607a      	str	r2, [r7, #4]
 801154a:	603b      	str	r3, [r7, #0]
 801154c:	4603      	mov	r3, r0
 801154e:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8011550:	4b07      	ldr	r3, [pc, #28]	; (8011570 <UG_PutChar+0x30>)
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	3344      	adds	r3, #68	; 0x44
 8011556:	7bf8      	ldrb	r0, [r7, #15]
 8011558:	9301      	str	r3, [sp, #4]
 801155a:	69bb      	ldr	r3, [r7, #24]
 801155c:	9300      	str	r3, [sp, #0]
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	687a      	ldr	r2, [r7, #4]
 8011562:	68b9      	ldr	r1, [r7, #8]
 8011564:	f000 f826 	bl	80115b4 <_UG_PutChar>
}
 8011568:	bf00      	nop
 801156a:	3710      	adds	r7, #16
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}
 8011570:	20000ba0 	.word	0x20000ba0

08011574 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8011574:	b480      	push	{r7}
 8011576:	b083      	sub	sp, #12
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 801157c:	4b04      	ldr	r3, [pc, #16]	; (8011590 <UG_SetForecolor+0x1c>)
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	687a      	ldr	r2, [r7, #4]
 8011582:	665a      	str	r2, [r3, #100]	; 0x64
}
 8011584:	bf00      	nop
 8011586:	370c      	adds	r7, #12
 8011588:	46bd      	mov	sp, r7
 801158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158e:	4770      	bx	lr
 8011590:	20000ba0 	.word	0x20000ba0

08011594 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 801159c:	4b04      	ldr	r3, [pc, #16]	; (80115b0 <UG_SetBackcolor+0x1c>)
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80115a4:	bf00      	nop
 80115a6:	370c      	adds	r7, #12
 80115a8:	46bd      	mov	sp, r7
 80115aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ae:	4770      	bx	lr
 80115b0:	20000ba0 	.word	0x20000ba0

080115b4 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 80115b4:	b590      	push	{r4, r7, lr}
 80115b6:	b091      	sub	sp, #68	; 0x44
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	60b9      	str	r1, [r7, #8]
 80115bc:	607a      	str	r2, [r7, #4]
 80115be:	603b      	str	r3, [r7, #0]
 80115c0:	4603      	mov	r3, r0
 80115c2:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 80115c4:	7bfb      	ldrb	r3, [r7, #15]
 80115c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 80115ca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80115ce:	2bfc      	cmp	r3, #252	; 0xfc
 80115d0:	dc7e      	bgt.n	80116d0 <_UG_PutChar+0x11c>
 80115d2:	2bd6      	cmp	r3, #214	; 0xd6
 80115d4:	da08      	bge.n	80115e8 <_UG_PutChar+0x34>
 80115d6:	2bc4      	cmp	r3, #196	; 0xc4
 80115d8:	d06e      	beq.n	80116b8 <_UG_PutChar+0x104>
 80115da:	2bc4      	cmp	r3, #196	; 0xc4
 80115dc:	dc78      	bgt.n	80116d0 <_UG_PutChar+0x11c>
 80115de:	2bb0      	cmp	r3, #176	; 0xb0
 80115e0:	d072      	beq.n	80116c8 <_UG_PutChar+0x114>
 80115e2:	2bb5      	cmp	r3, #181	; 0xb5
 80115e4:	d06c      	beq.n	80116c0 <_UG_PutChar+0x10c>
 80115e6:	e073      	b.n	80116d0 <_UG_PutChar+0x11c>
 80115e8:	3bd6      	subs	r3, #214	; 0xd6
 80115ea:	2b26      	cmp	r3, #38	; 0x26
 80115ec:	d870      	bhi.n	80116d0 <_UG_PutChar+0x11c>
 80115ee:	a201      	add	r2, pc, #4	; (adr r2, 80115f4 <_UG_PutChar+0x40>)
 80115f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115f4:	08011699 	.word	0x08011699
 80115f8:	080116d1 	.word	0x080116d1
 80115fc:	080116d1 	.word	0x080116d1
 8011600:	080116d1 	.word	0x080116d1
 8011604:	080116d1 	.word	0x080116d1
 8011608:	080116d1 	.word	0x080116d1
 801160c:	080116a9 	.word	0x080116a9
 8011610:	080116d1 	.word	0x080116d1
 8011614:	080116d1 	.word	0x080116d1
 8011618:	080116d1 	.word	0x080116d1
 801161c:	080116d1 	.word	0x080116d1
 8011620:	080116d1 	.word	0x080116d1
 8011624:	080116d1 	.word	0x080116d1
 8011628:	080116d1 	.word	0x080116d1
 801162c:	080116b1 	.word	0x080116b1
 8011630:	080116d1 	.word	0x080116d1
 8011634:	080116d1 	.word	0x080116d1
 8011638:	080116d1 	.word	0x080116d1
 801163c:	080116d1 	.word	0x080116d1
 8011640:	080116d1 	.word	0x080116d1
 8011644:	080116d1 	.word	0x080116d1
 8011648:	080116d1 	.word	0x080116d1
 801164c:	080116d1 	.word	0x080116d1
 8011650:	080116d1 	.word	0x080116d1
 8011654:	080116d1 	.word	0x080116d1
 8011658:	080116d1 	.word	0x080116d1
 801165c:	080116d1 	.word	0x080116d1
 8011660:	080116d1 	.word	0x080116d1
 8011664:	080116d1 	.word	0x080116d1
 8011668:	080116d1 	.word	0x080116d1
 801166c:	080116d1 	.word	0x080116d1
 8011670:	080116d1 	.word	0x080116d1
 8011674:	08011691 	.word	0x08011691
 8011678:	080116d1 	.word	0x080116d1
 801167c:	080116d1 	.word	0x080116d1
 8011680:	080116d1 	.word	0x080116d1
 8011684:	080116d1 	.word	0x080116d1
 8011688:	080116d1 	.word	0x080116d1
 801168c:	080116a1 	.word	0x080116a1
   {
      case 0xF6: bt = 0x94; break; // 
 8011690:	2394      	movs	r3, #148	; 0x94
 8011692:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8011696:	e01b      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 8011698:	2399      	movs	r3, #153	; 0x99
 801169a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801169e:	e017      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 80116a0:	2381      	movs	r3, #129	; 0x81
 80116a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116a6:	e013      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 80116a8:	239a      	movs	r3, #154	; 0x9a
 80116aa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116ae:	e00f      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 80116b0:	2384      	movs	r3, #132	; 0x84
 80116b2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116b6:	e00b      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 80116b8:	238e      	movs	r3, #142	; 0x8e
 80116ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116be:	e007      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 80116c0:	23e6      	movs	r3, #230	; 0xe6
 80116c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116c6:	e003      	b.n	80116d0 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 80116c8:	23f8      	movs	r3, #248	; 0xf8
 80116ca:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80116ce:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 80116d0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80116d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116d6:	691b      	ldr	r3, [r3, #16]
 80116d8:	429a      	cmp	r2, r3
 80116da:	f0c0 8206 	bcc.w	8011aea <_UG_PutChar+0x536>
 80116de:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80116e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116e4:	695b      	ldr	r3, [r3, #20]
 80116e6:	429a      	cmp	r2, r3
 80116e8:	f200 81ff 	bhi.w	8011aea <_UG_PutChar+0x536>
   
   yo = y;
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 80116f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116f2:	689b      	ldr	r3, [r3, #8]
 80116f4:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 80116f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	f000 81f8 	beq.w	8011aee <_UG_PutChar+0x53a>
   bn >>= 3;
 80116fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011700:	08db      	lsrs	r3, r3, #3
 8011702:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 8011704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011706:	689b      	ldr	r3, [r3, #8]
 8011708:	f003 0307 	and.w	r3, r3, #7
 801170c:	2b00      	cmp	r3, #0
 801170e:	d002      	beq.n	8011716 <_UG_PutChar+0x162>
 8011710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011712:	3301      	adds	r3, #1
 8011714:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8011716:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011718:	699b      	ldr	r3, [r3, #24]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d009      	beq.n	8011732 <_UG_PutChar+0x17e>
 801171e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011720:	699a      	ldr	r2, [r3, #24]
 8011722:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8011726:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011728:	691b      	ldr	r3, [r3, #16]
 801172a:	1acb      	subs	r3, r1, r3
 801172c:	4413      	add	r3, r2
 801172e:	781b      	ldrb	r3, [r3, #0]
 8011730:	e001      	b.n	8011736 <_UG_PutChar+0x182>
 8011732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011734:	689b      	ldr	r3, [r3, #8]
 8011736:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8011738:	4b90      	ldr	r3, [pc, #576]	; (801197c <_UG_PutChar+0x3c8>)
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8011740:	f003 0302 	and.w	r3, r3, #2
 8011744:	2b00      	cmp	r3, #0
 8011746:	f000 80e3 	beq.w	8011910 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 801174a:	4b8c      	ldr	r3, [pc, #560]	; (801197c <_UG_PutChar+0x3c8>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011752:	461c      	mov	r4, r3
 8011754:	68ba      	ldr	r2, [r7, #8]
 8011756:	69bb      	ldr	r3, [r7, #24]
 8011758:	4413      	add	r3, r2
 801175a:	3b01      	subs	r3, #1
 801175c:	4619      	mov	r1, r3
 801175e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011760:	68da      	ldr	r2, [r3, #12]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	4413      	add	r3, r2
 8011766:	3b01      	subs	r3, #1
 8011768:	460a      	mov	r2, r1
 801176a:	6879      	ldr	r1, [r7, #4]
 801176c:	68b8      	ldr	r0, [r7, #8]
 801176e:	47a0      	blx	r4
 8011770:	4603      	mov	r3, r0
 8011772:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 8011774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011776:	791b      	ldrb	r3, [r3, #4]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d14f      	bne.n	801181c <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 801177c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8011780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011782:	691b      	ldr	r3, [r3, #16]
 8011784:	1ad3      	subs	r3, r2, r3
 8011786:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011788:	68d2      	ldr	r2, [r2, #12]
 801178a:	fb03 f202 	mul.w	r2, r3, r2
 801178e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011790:	fb02 f303 	mul.w	r3, r2, r3
 8011794:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 8011796:	2300      	movs	r3, #0
 8011798:	63bb      	str	r3, [r7, #56]	; 0x38
 801179a:	e038      	b.n	801180e <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 801179c:	69bb      	ldr	r3, [r7, #24]
 801179e:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 80117a0:	2300      	movs	r3, #0
 80117a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80117a4:	e02c      	b.n	8011800 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 80117a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117a8:	681a      	ldr	r2, [r3, #0]
 80117aa:	69fb      	ldr	r3, [r7, #28]
 80117ac:	1c59      	adds	r1, r3, #1
 80117ae:	61f9      	str	r1, [r7, #28]
 80117b0:	4413      	add	r3, r2
 80117b2:	781b      	ldrb	r3, [r3, #0]
 80117b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 80117b8:	2300      	movs	r3, #0
 80117ba:	637b      	str	r3, [r7, #52]	; 0x34
 80117bc:	e017      	b.n	80117ee <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 80117be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80117c2:	f003 0301 	and.w	r3, r3, #1
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d003      	beq.n	80117d2 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 80117ca:	693b      	ldr	r3, [r7, #16]
 80117cc:	6838      	ldr	r0, [r7, #0]
 80117ce:	4798      	blx	r3
 80117d0:	e002      	b.n	80117d8 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80117d6:	4798      	blx	r3
				   }
				   b >>= 1;
 80117d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80117dc:	085b      	lsrs	r3, r3, #1
 80117de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 80117e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e4:	3b01      	subs	r3, #1
 80117e6:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 80117e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117ea:	3301      	adds	r3, #1
 80117ec:	637b      	str	r3, [r7, #52]	; 0x34
 80117ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117f0:	2b07      	cmp	r3, #7
 80117f2:	d802      	bhi.n	80117fa <_UG_PutChar+0x246>
 80117f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d1e1      	bne.n	80117be <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 80117fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117fc:	3301      	adds	r3, #1
 80117fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011800:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011804:	429a      	cmp	r2, r3
 8011806:	d3ce      	bcc.n	80117a6 <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 8011808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801180a:	3301      	adds	r3, #1
 801180c:	63bb      	str	r3, [r7, #56]	; 0x38
 801180e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011810:	68db      	ldr	r3, [r3, #12]
 8011812:	461a      	mov	r2, r3
 8011814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011816:	4293      	cmp	r3, r2
 8011818:	d3c0      	bcc.n	801179c <_UG_PutChar+0x1e8>
 801181a:	e169      	b.n	8011af0 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 801181c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801181e:	791b      	ldrb	r3, [r3, #4]
 8011820:	2b01      	cmp	r3, #1
 8011822:	f040 8165 	bne.w	8011af0 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8011826:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801182a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801182c:	691b      	ldr	r3, [r3, #16]
 801182e:	1ad3      	subs	r3, r2, r3
 8011830:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011832:	68d2      	ldr	r2, [r2, #12]
 8011834:	fb02 f303 	mul.w	r3, r2, r3
 8011838:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801183a:	6892      	ldr	r2, [r2, #8]
 801183c:	fb02 f303 	mul.w	r3, r2, r3
 8011840:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8011842:	2300      	movs	r3, #0
 8011844:	63bb      	str	r3, [r7, #56]	; 0x38
 8011846:	e05c      	b.n	8011902 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 8011848:	2300      	movs	r3, #0
 801184a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801184c:	e04a      	b.n	80118e4 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 801184e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011850:	681a      	ldr	r2, [r3, #0]
 8011852:	69fb      	ldr	r3, [r7, #28]
 8011854:	1c59      	adds	r1, r3, #1
 8011856:	61f9      	str	r1, [r7, #28]
 8011858:	4413      	add	r3, r2
 801185a:	781b      	ldrb	r3, [r3, #0]
 801185c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	b2db      	uxtb	r3, r3
 8011864:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011868:	fb03 f202 	mul.w	r2, r3, r2
 801186c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801186e:	b2db      	uxtb	r3, r3
 8011870:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8011874:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8011878:	fb01 f303 	mul.w	r3, r1, r3
 801187c:	4413      	add	r3, r2
 801187e:	0a1b      	lsrs	r3, r3, #8
 8011880:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8011882:	683b      	ldr	r3, [r7, #0]
 8011884:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011888:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 801188c:	fb03 f101 	mul.w	r1, r3, r1
 8011890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011892:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011896:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 801189a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801189e:	fb00 f303 	mul.w	r3, r0, r3
 80118a2:	440b      	add	r3, r1
 80118a4:	0a1b      	lsrs	r3, r3, #8
 80118a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80118aa:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80118ac:	683b      	ldr	r3, [r7, #0]
 80118ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80118b2:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80118b6:	fb03 f101 	mul.w	r1, r3, r1
 80118ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80118bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80118c0:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 80118c4:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80118c8:	fb00 f303 	mul.w	r3, r0, r3
 80118cc:	440b      	add	r3, r1
 80118ce:	0a1b      	lsrs	r3, r3, #8
 80118d0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80118d4:	4313      	orrs	r3, r2
 80118d6:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	6978      	ldr	r0, [r7, #20]
 80118dc:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 80118de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118e0:	3301      	adds	r3, #1
 80118e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80118e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80118e6:	69bb      	ldr	r3, [r7, #24]
 80118e8:	429a      	cmp	r2, r3
 80118ea:	d3b0      	bcc.n	801184e <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 80118ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80118ee:	689b      	ldr	r3, [r3, #8]
 80118f0:	461a      	mov	r2, r3
 80118f2:	69bb      	ldr	r3, [r7, #24]
 80118f4:	1ad3      	subs	r3, r2, r3
 80118f6:	69fa      	ldr	r2, [r7, #28]
 80118f8:	4413      	add	r3, r2
 80118fa:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 80118fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118fe:	3301      	adds	r3, #1
 8011900:	63bb      	str	r3, [r7, #56]	; 0x38
 8011902:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011904:	68db      	ldr	r3, [r3, #12]
 8011906:	461a      	mov	r2, r3
 8011908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801190a:	4293      	cmp	r3, r2
 801190c:	d39c      	bcc.n	8011848 <_UG_PutChar+0x294>
 801190e:	e0ef      	b.n	8011af0 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8011910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011912:	791b      	ldrb	r3, [r3, #4]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d162      	bne.n	80119de <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8011918:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801191c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801191e:	691b      	ldr	r3, [r3, #16]
 8011920:	1ad3      	subs	r3, r2, r3
 8011922:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011924:	68d2      	ldr	r2, [r2, #12]
 8011926:	fb03 f202 	mul.w	r2, r3, r2
 801192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801192c:	fb02 f303 	mul.w	r3, r2, r3
 8011930:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8011932:	2300      	movs	r3, #0
 8011934:	63bb      	str	r3, [r7, #56]	; 0x38
 8011936:	e04b      	b.n	80119d0 <_UG_PutChar+0x41c>
         {
           xo = x;
 8011938:	68bb      	ldr	r3, [r7, #8]
 801193a:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 801193c:	69bb      	ldr	r3, [r7, #24]
 801193e:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 8011940:	2300      	movs	r3, #0
 8011942:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011944:	e03a      	b.n	80119bc <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 8011946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011948:	681a      	ldr	r2, [r3, #0]
 801194a:	69fb      	ldr	r3, [r7, #28]
 801194c:	1c59      	adds	r1, r3, #1
 801194e:	61f9      	str	r1, [r7, #28]
 8011950:	4413      	add	r3, r2
 8011952:	781b      	ldrb	r3, [r3, #0]
 8011954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 8011958:	2300      	movs	r3, #0
 801195a:	637b      	str	r3, [r7, #52]	; 0x34
 801195c:	e025      	b.n	80119aa <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 801195e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011962:	f003 0301 	and.w	r3, r3, #1
 8011966:	2b00      	cmp	r3, #0
 8011968:	d00a      	beq.n	8011980 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 801196a:	4b04      	ldr	r3, [pc, #16]	; (801197c <_UG_PutChar+0x3c8>)
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011974:	683a      	ldr	r2, [r7, #0]
 8011976:	4798      	blx	r3
 8011978:	e009      	b.n	801198e <_UG_PutChar+0x3da>
 801197a:	bf00      	nop
 801197c:	20000ba0 	.word	0x20000ba0
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8011980:	4b5d      	ldr	r3, [pc, #372]	; (8011af8 <_UG_PutChar+0x544>)
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011988:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801198a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801198c:	4798      	blx	r3
               }
               b >>= 1;
 801198e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011992:	085b      	lsrs	r3, r3, #1
 8011994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 8011998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801199a:	3301      	adds	r3, #1
 801199c:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 801199e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119a0:	3b01      	subs	r3, #1
 80119a2:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 80119a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119a6:	3301      	adds	r3, #1
 80119a8:	637b      	str	r3, [r7, #52]	; 0x34
 80119aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119ac:	2b07      	cmp	r3, #7
 80119ae:	d802      	bhi.n	80119b6 <_UG_PutChar+0x402>
 80119b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d1d3      	bne.n	801195e <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 80119b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80119b8:	3301      	adds	r3, #1
 80119ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80119bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80119be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c0:	429a      	cmp	r2, r3
 80119c2:	d3c0      	bcc.n	8011946 <_UG_PutChar+0x392>
             }
           }
           yo++;
 80119c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c6:	3301      	adds	r3, #1
 80119c8:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 80119ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119cc:	3301      	adds	r3, #1
 80119ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80119d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119d2:	68db      	ldr	r3, [r3, #12]
 80119d4:	461a      	mov	r2, r3
 80119d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119d8:	4293      	cmp	r3, r2
 80119da:	d3ad      	bcc.n	8011938 <_UG_PutChar+0x384>
 80119dc:	e088      	b.n	8011af0 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 80119de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119e0:	791b      	ldrb	r3, [r3, #4]
 80119e2:	2b01      	cmp	r3, #1
 80119e4:	f040 8084 	bne.w	8011af0 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80119e8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80119ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80119ee:	691b      	ldr	r3, [r3, #16]
 80119f0:	1ad3      	subs	r3, r2, r3
 80119f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80119f4:	68d2      	ldr	r2, [r2, #12]
 80119f6:	fb02 f303 	mul.w	r3, r2, r3
 80119fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80119fc:	6892      	ldr	r2, [r2, #8]
 80119fe:	fb02 f303 	mul.w	r3, r2, r3
 8011a02:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8011a04:	2300      	movs	r3, #0
 8011a06:	63bb      	str	r3, [r7, #56]	; 0x38
 8011a08:	e068      	b.n	8011adc <_UG_PutChar+0x528>
         {
            xo = x;
 8011a0a:	68bb      	ldr	r3, [r7, #8]
 8011a0c:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8011a0e:	2300      	movs	r3, #0
 8011a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011a12:	e051      	b.n	8011ab8 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8011a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a16:	681a      	ldr	r2, [r3, #0]
 8011a18:	69fb      	ldr	r3, [r7, #28]
 8011a1a:	1c59      	adds	r1, r3, #1
 8011a1c:	61f9      	str	r1, [r7, #28]
 8011a1e:	4413      	add	r3, r2
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8011a26:	683b      	ldr	r3, [r7, #0]
 8011a28:	b2db      	uxtb	r3, r3
 8011a2a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011a2e:	fb03 f202 	mul.w	r2, r3, r2
 8011a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a34:	b2db      	uxtb	r3, r3
 8011a36:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8011a3a:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8011a3e:	fb01 f303 	mul.w	r3, r1, r3
 8011a42:	4413      	add	r3, r2
 8011a44:	0a1b      	lsrs	r3, r3, #8
 8011a46:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8011a48:	683b      	ldr	r3, [r7, #0]
 8011a4a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011a4e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8011a52:	fb03 f101 	mul.w	r1, r3, r1
 8011a56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a58:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8011a5c:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8011a60:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8011a64:	fb00 f303 	mul.w	r3, r0, r3
 8011a68:	440b      	add	r3, r1
 8011a6a:	0a1b      	lsrs	r3, r3, #8
 8011a6c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8011a70:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011a78:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8011a7c:	fb03 f101 	mul.w	r1, r3, r1
 8011a80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a82:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8011a86:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8011a8a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8011a8e:	fb00 f303 	mul.w	r3, r0, r3
 8011a92:	440b      	add	r3, r1
 8011a94:	0a1b      	lsrs	r3, r3, #8
 8011a96:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8011a9a:	4313      	orrs	r3, r2
 8011a9c:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 8011a9e:	4b16      	ldr	r3, [pc, #88]	; (8011af8 <_UG_PutChar+0x544>)
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011aa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011aa8:	697a      	ldr	r2, [r7, #20]
 8011aaa:	4798      	blx	r3
               xo++;
 8011aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aae:	3301      	adds	r3, #1
 8011ab0:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8011ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ab4:	3301      	adds	r3, #1
 8011ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011ab8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011aba:	69bb      	ldr	r3, [r7, #24]
 8011abc:	429a      	cmp	r2, r3
 8011abe:	d3a9      	bcc.n	8011a14 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 8011ac0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011ac2:	689b      	ldr	r3, [r3, #8]
 8011ac4:	461a      	mov	r2, r3
 8011ac6:	69bb      	ldr	r3, [r7, #24]
 8011ac8:	1ad3      	subs	r3, r2, r3
 8011aca:	69fa      	ldr	r2, [r7, #28]
 8011acc:	4413      	add	r3, r2
 8011ace:	61fb      	str	r3, [r7, #28]
            yo++;
 8011ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad2:	3301      	adds	r3, #1
 8011ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8011ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ad8:	3301      	adds	r3, #1
 8011ada:	63bb      	str	r3, [r7, #56]	; 0x38
 8011adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011ade:	68db      	ldr	r3, [r3, #12]
 8011ae0:	461a      	mov	r2, r3
 8011ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ae4:	4293      	cmp	r3, r2
 8011ae6:	d390      	bcc.n	8011a0a <_UG_PutChar+0x456>
 8011ae8:	e002      	b.n	8011af0 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 8011aea:	bf00      	nop
 8011aec:	e000      	b.n	8011af0 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 8011aee:	bf00      	nop
         }
      }
   }
}
 8011af0:	3744      	adds	r7, #68	; 0x44
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd90      	pop	{r4, r7, pc}
 8011af6:	bf00      	nop
 8011af8:	20000ba0 	.word	0x20000ba0

08011afc <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8011afc:	b480      	push	{r7}
 8011afe:	b083      	sub	sp, #12
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	4603      	mov	r3, r0
 8011b04:	6039      	str	r1, [r7, #0]
 8011b06:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011b08:	79fb      	ldrb	r3, [r7, #7]
 8011b0a:	2b02      	cmp	r3, #2
 8011b0c:	d810      	bhi.n	8011b30 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8011b0e:	4b0b      	ldr	r3, [pc, #44]	; (8011b3c <UG_DriverRegister+0x40>)
 8011b10:	681a      	ldr	r2, [r3, #0]
 8011b12:	79fb      	ldrb	r3, [r7, #7]
 8011b14:	330e      	adds	r3, #14
 8011b16:	00db      	lsls	r3, r3, #3
 8011b18:	4413      	add	r3, r2
 8011b1a:	683a      	ldr	r2, [r7, #0]
 8011b1c:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8011b1e:	4b07      	ldr	r3, [pc, #28]	; (8011b3c <UG_DriverRegister+0x40>)
 8011b20:	681a      	ldr	r2, [r3, #0]
 8011b22:	79fb      	ldrb	r3, [r7, #7]
 8011b24:	330e      	adds	r3, #14
 8011b26:	00db      	lsls	r3, r3, #3
 8011b28:	4413      	add	r3, r2
 8011b2a:	2203      	movs	r2, #3
 8011b2c:	721a      	strb	r2, [r3, #8]
 8011b2e:	e000      	b.n	8011b32 <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011b30:	bf00      	nop
}
 8011b32:	370c      	adds	r7, #12
 8011b34:	46bd      	mov	sp, r7
 8011b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3a:	4770      	bx	lr
 8011b3c:	20000ba0 	.word	0x20000ba0

08011b40 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
 8011b40:	b480      	push	{r7}
 8011b42:	b083      	sub	sp, #12
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	4603      	mov	r3, r0
 8011b48:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011b4a:	79fb      	ldrb	r3, [r7, #7]
 8011b4c:	2b02      	cmp	r3, #2
 8011b4e:	d81d      	bhi.n	8011b8c <UG_DriverEnable+0x4c>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8011b50:	4b11      	ldr	r3, [pc, #68]	; (8011b98 <UG_DriverEnable+0x58>)
 8011b52:	681a      	ldr	r2, [r3, #0]
 8011b54:	79fb      	ldrb	r3, [r7, #7]
 8011b56:	330e      	adds	r3, #14
 8011b58:	00db      	lsls	r3, r3, #3
 8011b5a:	4413      	add	r3, r2
 8011b5c:	7a1b      	ldrb	r3, [r3, #8]
 8011b5e:	f003 0301 	and.w	r3, r3, #1
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d013      	beq.n	8011b8e <UG_DriverEnable+0x4e>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8011b66:	4b0c      	ldr	r3, [pc, #48]	; (8011b98 <UG_DriverEnable+0x58>)
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	79fb      	ldrb	r3, [r7, #7]
 8011b6c:	330e      	adds	r3, #14
 8011b6e:	00db      	lsls	r3, r3, #3
 8011b70:	4413      	add	r3, r2
 8011b72:	7a19      	ldrb	r1, [r3, #8]
 8011b74:	4b08      	ldr	r3, [pc, #32]	; (8011b98 <UG_DriverEnable+0x58>)
 8011b76:	681a      	ldr	r2, [r3, #0]
 8011b78:	79fb      	ldrb	r3, [r7, #7]
 8011b7a:	f041 0102 	orr.w	r1, r1, #2
 8011b7e:	b2c9      	uxtb	r1, r1
 8011b80:	330e      	adds	r3, #14
 8011b82:	00db      	lsls	r3, r3, #3
 8011b84:	4413      	add	r3, r2
 8011b86:	460a      	mov	r2, r1
 8011b88:	721a      	strb	r2, [r3, #8]
 8011b8a:	e000      	b.n	8011b8e <UG_DriverEnable+0x4e>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011b8c:	bf00      	nop
   }
}
 8011b8e:	370c      	adds	r7, #12
 8011b90:	46bd      	mov	sp, r7
 8011b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b96:	4770      	bx	lr
 8011b98:	20000ba0 	.word	0x20000ba0

08011b9c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b084      	sub	sp, #16
 8011ba0:	af00      	add	r7, sp, #0
 8011ba2:	6078      	str	r0, [r7, #4]
 8011ba4:	460b      	mov	r3, r1
 8011ba6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011ba8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8011bac:	f002 fc9c 	bl	80144e8 <USBD_static_malloc>
 8011bb0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d105      	bne.n	8011bc4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	2200      	movs	r2, #0
 8011bbc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8011bc0:	2302      	movs	r3, #2
 8011bc2:	e066      	b.n	8011c92 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	68fa      	ldr	r2, [r7, #12]
 8011bc8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	7c1b      	ldrb	r3, [r3, #16]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d119      	bne.n	8011c08 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011bd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011bd8:	2202      	movs	r2, #2
 8011bda:	2181      	movs	r1, #129	; 0x81
 8011bdc:	6878      	ldr	r0, [r7, #4]
 8011bde:	f002 fb28 	bl	8014232 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	2201      	movs	r2, #1
 8011be6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011be8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011bec:	2202      	movs	r2, #2
 8011bee:	2101      	movs	r1, #1
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	f002 fb1e 	bl	8014232 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	2201      	movs	r2, #1
 8011bfa:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	2210      	movs	r2, #16
 8011c02:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8011c06:	e016      	b.n	8011c36 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011c08:	2340      	movs	r3, #64	; 0x40
 8011c0a:	2202      	movs	r2, #2
 8011c0c:	2181      	movs	r1, #129	; 0x81
 8011c0e:	6878      	ldr	r0, [r7, #4]
 8011c10:	f002 fb0f 	bl	8014232 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	2201      	movs	r2, #1
 8011c18:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011c1a:	2340      	movs	r3, #64	; 0x40
 8011c1c:	2202      	movs	r2, #2
 8011c1e:	2101      	movs	r1, #1
 8011c20:	6878      	ldr	r0, [r7, #4]
 8011c22:	f002 fb06 	bl	8014232 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	2201      	movs	r2, #1
 8011c2a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	2210      	movs	r2, #16
 8011c32:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011c36:	2308      	movs	r3, #8
 8011c38:	2203      	movs	r2, #3
 8011c3a:	2182      	movs	r1, #130	; 0x82
 8011c3c:	6878      	ldr	r0, [r7, #4]
 8011c3e:	f002 faf8 	bl	8014232 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	2201      	movs	r2, #1
 8011c46:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	2200      	movs	r2, #0
 8011c58:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	2200      	movs	r2, #0
 8011c60:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	7c1b      	ldrb	r3, [r3, #16]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d109      	bne.n	8011c80 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011c72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011c76:	2101      	movs	r1, #1
 8011c78:	6878      	ldr	r0, [r7, #4]
 8011c7a:	f002 fbca 	bl	8014412 <USBD_LL_PrepareReceive>
 8011c7e:	e007      	b.n	8011c90 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011c86:	2340      	movs	r3, #64	; 0x40
 8011c88:	2101      	movs	r1, #1
 8011c8a:	6878      	ldr	r0, [r7, #4]
 8011c8c:	f002 fbc1 	bl	8014412 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011c90:	2300      	movs	r3, #0
}
 8011c92:	4618      	mov	r0, r3
 8011c94:	3710      	adds	r7, #16
 8011c96:	46bd      	mov	sp, r7
 8011c98:	bd80      	pop	{r7, pc}

08011c9a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c9a:	b580      	push	{r7, lr}
 8011c9c:	b082      	sub	sp, #8
 8011c9e:	af00      	add	r7, sp, #0
 8011ca0:	6078      	str	r0, [r7, #4]
 8011ca2:	460b      	mov	r3, r1
 8011ca4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011ca6:	2181      	movs	r1, #129	; 0x81
 8011ca8:	6878      	ldr	r0, [r7, #4]
 8011caa:	f002 fae8 	bl	801427e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	2200      	movs	r2, #0
 8011cb2:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011cb4:	2101      	movs	r1, #1
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f002 fae1 	bl	801427e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	2200      	movs	r2, #0
 8011cc0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011cc4:	2182      	movs	r1, #130	; 0x82
 8011cc6:	6878      	ldr	r0, [r7, #4]
 8011cc8:	f002 fad9 	bl	801427e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2200      	movs	r2, #0
 8011cd0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	2200      	movs	r2, #0
 8011cd8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d00e      	beq.n	8011d04 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011cec:	685b      	ldr	r3, [r3, #4]
 8011cee:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	f002 fc04 	bl	8014504 <USBD_static_free>
    pdev->pClassData = NULL;
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	2200      	movs	r2, #0
 8011d00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011d04:	2300      	movs	r3, #0
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3708      	adds	r7, #8
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	bd80      	pop	{r7, pc}
	...

08011d10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b086      	sub	sp, #24
 8011d14:	af00      	add	r7, sp, #0
 8011d16:	6078      	str	r0, [r7, #4]
 8011d18:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011d20:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011d22:	2300      	movs	r3, #0
 8011d24:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011d26:	2300      	movs	r3, #0
 8011d28:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d101      	bne.n	8011d38 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8011d34:	2303      	movs	r3, #3
 8011d36:	e0af      	b.n	8011e98 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011d38:	683b      	ldr	r3, [r7, #0]
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d03f      	beq.n	8011dc4 <USBD_CDC_Setup+0xb4>
 8011d44:	2b20      	cmp	r3, #32
 8011d46:	f040 809f 	bne.w	8011e88 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011d4a:	683b      	ldr	r3, [r7, #0]
 8011d4c:	88db      	ldrh	r3, [r3, #6]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d02e      	beq.n	8011db0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	781b      	ldrb	r3, [r3, #0]
 8011d56:	b25b      	sxtb	r3, r3
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	da16      	bge.n	8011d8a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011d62:	689b      	ldr	r3, [r3, #8]
 8011d64:	683a      	ldr	r2, [r7, #0]
 8011d66:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011d68:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011d6a:	683a      	ldr	r2, [r7, #0]
 8011d6c:	88d2      	ldrh	r2, [r2, #6]
 8011d6e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011d70:	683b      	ldr	r3, [r7, #0]
 8011d72:	88db      	ldrh	r3, [r3, #6]
 8011d74:	2b07      	cmp	r3, #7
 8011d76:	bf28      	it	cs
 8011d78:	2307      	movcs	r3, #7
 8011d7a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011d7c:	693b      	ldr	r3, [r7, #16]
 8011d7e:	89fa      	ldrh	r2, [r7, #14]
 8011d80:	4619      	mov	r1, r3
 8011d82:	6878      	ldr	r0, [r7, #4]
 8011d84:	f001 facf 	bl	8013326 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011d88:	e085      	b.n	8011e96 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011d8a:	683b      	ldr	r3, [r7, #0]
 8011d8c:	785a      	ldrb	r2, [r3, #1]
 8011d8e:	693b      	ldr	r3, [r7, #16]
 8011d90:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	88db      	ldrh	r3, [r3, #6]
 8011d98:	b2da      	uxtb	r2, r3
 8011d9a:	693b      	ldr	r3, [r7, #16]
 8011d9c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011da0:	6939      	ldr	r1, [r7, #16]
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	88db      	ldrh	r3, [r3, #6]
 8011da6:	461a      	mov	r2, r3
 8011da8:	6878      	ldr	r0, [r7, #4]
 8011daa:	f001 fae8 	bl	801337e <USBD_CtlPrepareRx>
      break;
 8011dae:	e072      	b.n	8011e96 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011db6:	689b      	ldr	r3, [r3, #8]
 8011db8:	683a      	ldr	r2, [r7, #0]
 8011dba:	7850      	ldrb	r0, [r2, #1]
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	6839      	ldr	r1, [r7, #0]
 8011dc0:	4798      	blx	r3
      break;
 8011dc2:	e068      	b.n	8011e96 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	785b      	ldrb	r3, [r3, #1]
 8011dc8:	2b0b      	cmp	r3, #11
 8011dca:	d852      	bhi.n	8011e72 <USBD_CDC_Setup+0x162>
 8011dcc:	a201      	add	r2, pc, #4	; (adr r2, 8011dd4 <USBD_CDC_Setup+0xc4>)
 8011dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dd2:	bf00      	nop
 8011dd4:	08011e05 	.word	0x08011e05
 8011dd8:	08011e81 	.word	0x08011e81
 8011ddc:	08011e73 	.word	0x08011e73
 8011de0:	08011e73 	.word	0x08011e73
 8011de4:	08011e73 	.word	0x08011e73
 8011de8:	08011e73 	.word	0x08011e73
 8011dec:	08011e73 	.word	0x08011e73
 8011df0:	08011e73 	.word	0x08011e73
 8011df4:	08011e73 	.word	0x08011e73
 8011df8:	08011e73 	.word	0x08011e73
 8011dfc:	08011e2f 	.word	0x08011e2f
 8011e00:	08011e59 	.word	0x08011e59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e0a:	b2db      	uxtb	r3, r3
 8011e0c:	2b03      	cmp	r3, #3
 8011e0e:	d107      	bne.n	8011e20 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011e10:	f107 030a 	add.w	r3, r7, #10
 8011e14:	2202      	movs	r2, #2
 8011e16:	4619      	mov	r1, r3
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f001 fa84 	bl	8013326 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011e1e:	e032      	b.n	8011e86 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011e20:	6839      	ldr	r1, [r7, #0]
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f001 fa0e 	bl	8013244 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e28:	2303      	movs	r3, #3
 8011e2a:	75fb      	strb	r3, [r7, #23]
          break;
 8011e2c:	e02b      	b.n	8011e86 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e34:	b2db      	uxtb	r3, r3
 8011e36:	2b03      	cmp	r3, #3
 8011e38:	d107      	bne.n	8011e4a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011e3a:	f107 030d 	add.w	r3, r7, #13
 8011e3e:	2201      	movs	r2, #1
 8011e40:	4619      	mov	r1, r3
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f001 fa6f 	bl	8013326 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011e48:	e01d      	b.n	8011e86 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011e4a:	6839      	ldr	r1, [r7, #0]
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f001 f9f9 	bl	8013244 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e52:	2303      	movs	r3, #3
 8011e54:	75fb      	strb	r3, [r7, #23]
          break;
 8011e56:	e016      	b.n	8011e86 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e5e:	b2db      	uxtb	r3, r3
 8011e60:	2b03      	cmp	r3, #3
 8011e62:	d00f      	beq.n	8011e84 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011e64:	6839      	ldr	r1, [r7, #0]
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f001 f9ec 	bl	8013244 <USBD_CtlError>
            ret = USBD_FAIL;
 8011e6c:	2303      	movs	r3, #3
 8011e6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011e70:	e008      	b.n	8011e84 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011e72:	6839      	ldr	r1, [r7, #0]
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	f001 f9e5 	bl	8013244 <USBD_CtlError>
          ret = USBD_FAIL;
 8011e7a:	2303      	movs	r3, #3
 8011e7c:	75fb      	strb	r3, [r7, #23]
          break;
 8011e7e:	e002      	b.n	8011e86 <USBD_CDC_Setup+0x176>
          break;
 8011e80:	bf00      	nop
 8011e82:	e008      	b.n	8011e96 <USBD_CDC_Setup+0x186>
          break;
 8011e84:	bf00      	nop
      }
      break;
 8011e86:	e006      	b.n	8011e96 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011e88:	6839      	ldr	r1, [r7, #0]
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f001 f9da 	bl	8013244 <USBD_CtlError>
      ret = USBD_FAIL;
 8011e90:	2303      	movs	r3, #3
 8011e92:	75fb      	strb	r3, [r7, #23]
      break;
 8011e94:	bf00      	nop
  }

  return (uint8_t)ret;
 8011e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e98:	4618      	mov	r0, r3
 8011e9a:	3718      	adds	r7, #24
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	bd80      	pop	{r7, pc}

08011ea0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	b084      	sub	sp, #16
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
 8011ea8:	460b      	mov	r3, r1
 8011eaa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011eb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d101      	bne.n	8011ec2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011ebe:	2303      	movs	r3, #3
 8011ec0:	e04f      	b.n	8011f62 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011ec8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011eca:	78fa      	ldrb	r2, [r7, #3]
 8011ecc:	6879      	ldr	r1, [r7, #4]
 8011ece:	4613      	mov	r3, r2
 8011ed0:	009b      	lsls	r3, r3, #2
 8011ed2:	4413      	add	r3, r2
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	440b      	add	r3, r1
 8011ed8:	3318      	adds	r3, #24
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d029      	beq.n	8011f34 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011ee0:	78fa      	ldrb	r2, [r7, #3]
 8011ee2:	6879      	ldr	r1, [r7, #4]
 8011ee4:	4613      	mov	r3, r2
 8011ee6:	009b      	lsls	r3, r3, #2
 8011ee8:	4413      	add	r3, r2
 8011eea:	009b      	lsls	r3, r3, #2
 8011eec:	440b      	add	r3, r1
 8011eee:	3318      	adds	r3, #24
 8011ef0:	681a      	ldr	r2, [r3, #0]
 8011ef2:	78f9      	ldrb	r1, [r7, #3]
 8011ef4:	68f8      	ldr	r0, [r7, #12]
 8011ef6:	460b      	mov	r3, r1
 8011ef8:	009b      	lsls	r3, r3, #2
 8011efa:	440b      	add	r3, r1
 8011efc:	00db      	lsls	r3, r3, #3
 8011efe:	4403      	add	r3, r0
 8011f00:	3338      	adds	r3, #56	; 0x38
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	fbb2 f1f3 	udiv	r1, r2, r3
 8011f08:	fb01 f303 	mul.w	r3, r1, r3
 8011f0c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d110      	bne.n	8011f34 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8011f12:	78fa      	ldrb	r2, [r7, #3]
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	4613      	mov	r3, r2
 8011f18:	009b      	lsls	r3, r3, #2
 8011f1a:	4413      	add	r3, r2
 8011f1c:	009b      	lsls	r3, r3, #2
 8011f1e:	440b      	add	r3, r1
 8011f20:	3318      	adds	r3, #24
 8011f22:	2200      	movs	r2, #0
 8011f24:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011f26:	78f9      	ldrb	r1, [r7, #3]
 8011f28:	2300      	movs	r3, #0
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f002 fa4f 	bl	80143d0 <USBD_LL_Transmit>
 8011f32:	e015      	b.n	8011f60 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8011f34:	68bb      	ldr	r3, [r7, #8]
 8011f36:	2200      	movs	r2, #0
 8011f38:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011f42:	691b      	ldr	r3, [r3, #16]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d00b      	beq.n	8011f60 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011f4e:	691b      	ldr	r3, [r3, #16]
 8011f50:	68ba      	ldr	r2, [r7, #8]
 8011f52:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011f56:	68ba      	ldr	r2, [r7, #8]
 8011f58:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011f5c:	78fa      	ldrb	r2, [r7, #3]
 8011f5e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011f60:	2300      	movs	r3, #0
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	3710      	adds	r7, #16
 8011f66:	46bd      	mov	sp, r7
 8011f68:	bd80      	pop	{r7, pc}

08011f6a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011f6a:	b580      	push	{r7, lr}
 8011f6c:	b084      	sub	sp, #16
 8011f6e:	af00      	add	r7, sp, #0
 8011f70:	6078      	str	r0, [r7, #4]
 8011f72:	460b      	mov	r3, r1
 8011f74:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011f7c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d101      	bne.n	8011f8c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011f88:	2303      	movs	r3, #3
 8011f8a:	e015      	b.n	8011fb8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011f8c:	78fb      	ldrb	r3, [r7, #3]
 8011f8e:	4619      	mov	r1, r3
 8011f90:	6878      	ldr	r0, [r7, #4]
 8011f92:	f002 fa5f 	bl	8014454 <USBD_LL_GetRxDataSize>
 8011f96:	4602      	mov	r2, r0
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011fa4:	68db      	ldr	r3, [r3, #12]
 8011fa6:	68fa      	ldr	r2, [r7, #12]
 8011fa8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011fac:	68fa      	ldr	r2, [r7, #12]
 8011fae:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011fb2:	4611      	mov	r1, r2
 8011fb4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011fb6:	2300      	movs	r3, #0
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3710      	adds	r7, #16
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}

08011fc0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011fc0:	b580      	push	{r7, lr}
 8011fc2:	b084      	sub	sp, #16
 8011fc4:	af00      	add	r7, sp, #0
 8011fc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011fce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d101      	bne.n	8011fda <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011fd6:	2303      	movs	r3, #3
 8011fd8:	e01b      	b.n	8012012 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d015      	beq.n	8012010 <USBD_CDC_EP0_RxReady+0x50>
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8011fea:	2bff      	cmp	r3, #255	; 0xff
 8011fec:	d010      	beq.n	8012010 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011ff4:	689b      	ldr	r3, [r3, #8]
 8011ff6:	68fa      	ldr	r2, [r7, #12]
 8011ff8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011ffc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011ffe:	68fa      	ldr	r2, [r7, #12]
 8012000:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012004:	b292      	uxth	r2, r2
 8012006:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	22ff      	movs	r2, #255	; 0xff
 801200c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8012010:	2300      	movs	r3, #0
}
 8012012:	4618      	mov	r0, r3
 8012014:	3710      	adds	r7, #16
 8012016:	46bd      	mov	sp, r7
 8012018:	bd80      	pop	{r7, pc}
	...

0801201c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801201c:	b480      	push	{r7}
 801201e:	b083      	sub	sp, #12
 8012020:	af00      	add	r7, sp, #0
 8012022:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2243      	movs	r2, #67	; 0x43
 8012028:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801202a:	4b03      	ldr	r3, [pc, #12]	; (8012038 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801202c:	4618      	mov	r0, r3
 801202e:	370c      	adds	r7, #12
 8012030:	46bd      	mov	sp, r7
 8012032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012036:	4770      	bx	lr
 8012038:	200000a4 	.word	0x200000a4

0801203c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801203c:	b480      	push	{r7}
 801203e:	b083      	sub	sp, #12
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	2243      	movs	r2, #67	; 0x43
 8012048:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801204a:	4b03      	ldr	r3, [pc, #12]	; (8012058 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801204c:	4618      	mov	r0, r3
 801204e:	370c      	adds	r7, #12
 8012050:	46bd      	mov	sp, r7
 8012052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012056:	4770      	bx	lr
 8012058:	20000060 	.word	0x20000060

0801205c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801205c:	b480      	push	{r7}
 801205e:	b083      	sub	sp, #12
 8012060:	af00      	add	r7, sp, #0
 8012062:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2243      	movs	r2, #67	; 0x43
 8012068:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801206a:	4b03      	ldr	r3, [pc, #12]	; (8012078 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801206c:	4618      	mov	r0, r3
 801206e:	370c      	adds	r7, #12
 8012070:	46bd      	mov	sp, r7
 8012072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012076:	4770      	bx	lr
 8012078:	200000e8 	.word	0x200000e8

0801207c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801207c:	b480      	push	{r7}
 801207e:	b083      	sub	sp, #12
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	220a      	movs	r2, #10
 8012088:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801208a:	4b03      	ldr	r3, [pc, #12]	; (8012098 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801208c:	4618      	mov	r0, r3
 801208e:	370c      	adds	r7, #12
 8012090:	46bd      	mov	sp, r7
 8012092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012096:	4770      	bx	lr
 8012098:	2000001c 	.word	0x2000001c

0801209c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801209c:	b480      	push	{r7}
 801209e:	b083      	sub	sp, #12
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
 80120a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80120a6:	683b      	ldr	r3, [r7, #0]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d101      	bne.n	80120b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80120ac:	2303      	movs	r3, #3
 80120ae:	e004      	b.n	80120ba <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	683a      	ldr	r2, [r7, #0]
 80120b4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80120b8:	2300      	movs	r3, #0
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	370c      	adds	r7, #12
 80120be:	46bd      	mov	sp, r7
 80120c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c4:	4770      	bx	lr

080120c6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80120c6:	b480      	push	{r7}
 80120c8:	b087      	sub	sp, #28
 80120ca:	af00      	add	r7, sp, #0
 80120cc:	60f8      	str	r0, [r7, #12]
 80120ce:	60b9      	str	r1, [r7, #8]
 80120d0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80120d8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80120da:	697b      	ldr	r3, [r7, #20]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d101      	bne.n	80120e4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80120e0:	2303      	movs	r3, #3
 80120e2:	e008      	b.n	80120f6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80120e4:	697b      	ldr	r3, [r7, #20]
 80120e6:	68ba      	ldr	r2, [r7, #8]
 80120e8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80120ec:	697b      	ldr	r3, [r7, #20]
 80120ee:	687a      	ldr	r2, [r7, #4]
 80120f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80120f4:	2300      	movs	r3, #0
}
 80120f6:	4618      	mov	r0, r3
 80120f8:	371c      	adds	r7, #28
 80120fa:	46bd      	mov	sp, r7
 80120fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012100:	4770      	bx	lr

08012102 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012102:	b480      	push	{r7}
 8012104:	b085      	sub	sp, #20
 8012106:	af00      	add	r7, sp, #0
 8012108:	6078      	str	r0, [r7, #4]
 801210a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012112:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d101      	bne.n	801211e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801211a:	2303      	movs	r3, #3
 801211c:	e004      	b.n	8012128 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	683a      	ldr	r2, [r7, #0]
 8012122:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8012126:	2300      	movs	r3, #0
}
 8012128:	4618      	mov	r0, r3
 801212a:	3714      	adds	r7, #20
 801212c:	46bd      	mov	sp, r7
 801212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012132:	4770      	bx	lr

08012134 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012134:	b580      	push	{r7, lr}
 8012136:	b084      	sub	sp, #16
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012142:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012144:	2301      	movs	r3, #1
 8012146:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801214e:	2b00      	cmp	r3, #0
 8012150:	d101      	bne.n	8012156 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012152:	2303      	movs	r3, #3
 8012154:	e01a      	b.n	801218c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012156:	68bb      	ldr	r3, [r7, #8]
 8012158:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801215c:	2b00      	cmp	r3, #0
 801215e:	d114      	bne.n	801218a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012160:	68bb      	ldr	r3, [r7, #8]
 8012162:	2201      	movs	r2, #1
 8012164:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012168:	68bb      	ldr	r3, [r7, #8]
 801216a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8012178:	68bb      	ldr	r3, [r7, #8]
 801217a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801217e:	2181      	movs	r1, #129	; 0x81
 8012180:	6878      	ldr	r0, [r7, #4]
 8012182:	f002 f925 	bl	80143d0 <USBD_LL_Transmit>

    ret = USBD_OK;
 8012186:	2300      	movs	r3, #0
 8012188:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801218a:	7bfb      	ldrb	r3, [r7, #15]
}
 801218c:	4618      	mov	r0, r3
 801218e:	3710      	adds	r7, #16
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}

08012194 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b084      	sub	sp, #16
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80121a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d101      	bne.n	80121b2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80121ae:	2303      	movs	r3, #3
 80121b0:	e016      	b.n	80121e0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	7c1b      	ldrb	r3, [r3, #16]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d109      	bne.n	80121ce <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80121c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80121c4:	2101      	movs	r1, #1
 80121c6:	6878      	ldr	r0, [r7, #4]
 80121c8:	f002 f923 	bl	8014412 <USBD_LL_PrepareReceive>
 80121cc:	e007      	b.n	80121de <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80121d4:	2340      	movs	r3, #64	; 0x40
 80121d6:	2101      	movs	r1, #1
 80121d8:	6878      	ldr	r0, [r7, #4]
 80121da:	f002 f91a 	bl	8014412 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80121de:	2300      	movs	r3, #0
}
 80121e0:	4618      	mov	r0, r3
 80121e2:	3710      	adds	r7, #16
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}

080121e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b086      	sub	sp, #24
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	60f8      	str	r0, [r7, #12]
 80121f0:	60b9      	str	r1, [r7, #8]
 80121f2:	4613      	mov	r3, r2
 80121f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d101      	bne.n	8012200 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80121fc:	2303      	movs	r3, #3
 80121fe:	e01f      	b.n	8012240 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	2200      	movs	r2, #0
 8012204:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	2200      	movs	r2, #0
 801220c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	2200      	movs	r2, #0
 8012214:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012218:	68bb      	ldr	r3, [r7, #8]
 801221a:	2b00      	cmp	r3, #0
 801221c:	d003      	beq.n	8012226 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	68ba      	ldr	r2, [r7, #8]
 8012222:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	2201      	movs	r2, #1
 801222a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	79fa      	ldrb	r2, [r7, #7]
 8012232:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012234:	68f8      	ldr	r0, [r7, #12]
 8012236:	f001 ff81 	bl	801413c <USBD_LL_Init>
 801223a:	4603      	mov	r3, r0
 801223c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801223e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012240:	4618      	mov	r0, r3
 8012242:	3718      	adds	r7, #24
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}

08012248 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b084      	sub	sp, #16
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012252:	2300      	movs	r3, #0
 8012254:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d101      	bne.n	8012260 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801225c:	2303      	movs	r3, #3
 801225e:	e016      	b.n	801228e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	683a      	ldr	r2, [r7, #0]
 8012264:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012270:	2b00      	cmp	r3, #0
 8012272:	d00b      	beq.n	801228c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801227c:	f107 020e 	add.w	r2, r7, #14
 8012280:	4610      	mov	r0, r2
 8012282:	4798      	blx	r3
 8012284:	4602      	mov	r2, r0
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 801228c:	2300      	movs	r3, #0
}
 801228e:	4618      	mov	r0, r3
 8012290:	3710      	adds	r7, #16
 8012292:	46bd      	mov	sp, r7
 8012294:	bd80      	pop	{r7, pc}

08012296 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012296:	b580      	push	{r7, lr}
 8012298:	b082      	sub	sp, #8
 801229a:	af00      	add	r7, sp, #0
 801229c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801229e:	6878      	ldr	r0, [r7, #4]
 80122a0:	f001 ffac 	bl	80141fc <USBD_LL_Start>
 80122a4:	4603      	mov	r3, r0
}
 80122a6:	4618      	mov	r0, r3
 80122a8:	3708      	adds	r7, #8
 80122aa:	46bd      	mov	sp, r7
 80122ac:	bd80      	pop	{r7, pc}

080122ae <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80122ae:	b480      	push	{r7}
 80122b0:	b083      	sub	sp, #12
 80122b2:	af00      	add	r7, sp, #0
 80122b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80122b6:	2300      	movs	r3, #0
}
 80122b8:	4618      	mov	r0, r3
 80122ba:	370c      	adds	r7, #12
 80122bc:	46bd      	mov	sp, r7
 80122be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c2:	4770      	bx	lr

080122c4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b084      	sub	sp, #16
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
 80122cc:	460b      	mov	r3, r1
 80122ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80122d0:	2303      	movs	r3, #3
 80122d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d009      	beq.n	80122f2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	78fa      	ldrb	r2, [r7, #3]
 80122e8:	4611      	mov	r1, r2
 80122ea:	6878      	ldr	r0, [r7, #4]
 80122ec:	4798      	blx	r3
 80122ee:	4603      	mov	r3, r0
 80122f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80122f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80122f4:	4618      	mov	r0, r3
 80122f6:	3710      	adds	r7, #16
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd80      	pop	{r7, pc}

080122fc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80122fc:	b580      	push	{r7, lr}
 80122fe:	b082      	sub	sp, #8
 8012300:	af00      	add	r7, sp, #0
 8012302:	6078      	str	r0, [r7, #4]
 8012304:	460b      	mov	r3, r1
 8012306:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801230e:	2b00      	cmp	r3, #0
 8012310:	d007      	beq.n	8012322 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012318:	685b      	ldr	r3, [r3, #4]
 801231a:	78fa      	ldrb	r2, [r7, #3]
 801231c:	4611      	mov	r1, r2
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	4798      	blx	r3
  }

  return USBD_OK;
 8012322:	2300      	movs	r3, #0
}
 8012324:	4618      	mov	r0, r3
 8012326:	3708      	adds	r7, #8
 8012328:	46bd      	mov	sp, r7
 801232a:	bd80      	pop	{r7, pc}

0801232c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b084      	sub	sp, #16
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
 8012334:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801233c:	6839      	ldr	r1, [r7, #0]
 801233e:	4618      	mov	r0, r3
 8012340:	f000 ff46 	bl	80131d0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	2201      	movs	r2, #1
 8012348:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8012352:	461a      	mov	r2, r3
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8012360:	f003 031f 	and.w	r3, r3, #31
 8012364:	2b02      	cmp	r3, #2
 8012366:	d01a      	beq.n	801239e <USBD_LL_SetupStage+0x72>
 8012368:	2b02      	cmp	r3, #2
 801236a:	d822      	bhi.n	80123b2 <USBD_LL_SetupStage+0x86>
 801236c:	2b00      	cmp	r3, #0
 801236e:	d002      	beq.n	8012376 <USBD_LL_SetupStage+0x4a>
 8012370:	2b01      	cmp	r3, #1
 8012372:	d00a      	beq.n	801238a <USBD_LL_SetupStage+0x5e>
 8012374:	e01d      	b.n	80123b2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801237c:	4619      	mov	r1, r3
 801237e:	6878      	ldr	r0, [r7, #4]
 8012380:	f000 f9ee 	bl	8012760 <USBD_StdDevReq>
 8012384:	4603      	mov	r3, r0
 8012386:	73fb      	strb	r3, [r7, #15]
      break;
 8012388:	e020      	b.n	80123cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8012390:	4619      	mov	r1, r3
 8012392:	6878      	ldr	r0, [r7, #4]
 8012394:	f000 fa52 	bl	801283c <USBD_StdItfReq>
 8012398:	4603      	mov	r3, r0
 801239a:	73fb      	strb	r3, [r7, #15]
      break;
 801239c:	e016      	b.n	80123cc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80123a4:	4619      	mov	r1, r3
 80123a6:	6878      	ldr	r0, [r7, #4]
 80123a8:	f000 fa91 	bl	80128ce <USBD_StdEPReq>
 80123ac:	4603      	mov	r3, r0
 80123ae:	73fb      	strb	r3, [r7, #15]
      break;
 80123b0:	e00c      	b.n	80123cc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80123b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80123bc:	b2db      	uxtb	r3, r3
 80123be:	4619      	mov	r1, r3
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f001 ff7b 	bl	80142bc <USBD_LL_StallEP>
 80123c6:	4603      	mov	r3, r0
 80123c8:	73fb      	strb	r3, [r7, #15]
      break;
 80123ca:	bf00      	nop
  }

  return ret;
 80123cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80123ce:	4618      	mov	r0, r3
 80123d0:	3710      	adds	r7, #16
 80123d2:	46bd      	mov	sp, r7
 80123d4:	bd80      	pop	{r7, pc}

080123d6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80123d6:	b580      	push	{r7, lr}
 80123d8:	b086      	sub	sp, #24
 80123da:	af00      	add	r7, sp, #0
 80123dc:	60f8      	str	r0, [r7, #12]
 80123de:	460b      	mov	r3, r1
 80123e0:	607a      	str	r2, [r7, #4]
 80123e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80123e4:	7afb      	ldrb	r3, [r7, #11]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d138      	bne.n	801245c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80123f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80123f8:	2b03      	cmp	r3, #3
 80123fa:	d14a      	bne.n	8012492 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80123fc:	693b      	ldr	r3, [r7, #16]
 80123fe:	689a      	ldr	r2, [r3, #8]
 8012400:	693b      	ldr	r3, [r7, #16]
 8012402:	68db      	ldr	r3, [r3, #12]
 8012404:	429a      	cmp	r2, r3
 8012406:	d913      	bls.n	8012430 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	689a      	ldr	r2, [r3, #8]
 801240c:	693b      	ldr	r3, [r7, #16]
 801240e:	68db      	ldr	r3, [r3, #12]
 8012410:	1ad2      	subs	r2, r2, r3
 8012412:	693b      	ldr	r3, [r7, #16]
 8012414:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012416:	693b      	ldr	r3, [r7, #16]
 8012418:	68da      	ldr	r2, [r3, #12]
 801241a:	693b      	ldr	r3, [r7, #16]
 801241c:	689b      	ldr	r3, [r3, #8]
 801241e:	4293      	cmp	r3, r2
 8012420:	bf28      	it	cs
 8012422:	4613      	movcs	r3, r2
 8012424:	461a      	mov	r2, r3
 8012426:	6879      	ldr	r1, [r7, #4]
 8012428:	68f8      	ldr	r0, [r7, #12]
 801242a:	f000 ffc5 	bl	80133b8 <USBD_CtlContinueRx>
 801242e:	e030      	b.n	8012492 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012436:	b2db      	uxtb	r3, r3
 8012438:	2b03      	cmp	r3, #3
 801243a:	d10b      	bne.n	8012454 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012442:	691b      	ldr	r3, [r3, #16]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d005      	beq.n	8012454 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801244e:	691b      	ldr	r3, [r3, #16]
 8012450:	68f8      	ldr	r0, [r7, #12]
 8012452:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012454:	68f8      	ldr	r0, [r7, #12]
 8012456:	f000 ffc0 	bl	80133da <USBD_CtlSendStatus>
 801245a:	e01a      	b.n	8012492 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012462:	b2db      	uxtb	r3, r3
 8012464:	2b03      	cmp	r3, #3
 8012466:	d114      	bne.n	8012492 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801246e:	699b      	ldr	r3, [r3, #24]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d00e      	beq.n	8012492 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801247a:	699b      	ldr	r3, [r3, #24]
 801247c:	7afa      	ldrb	r2, [r7, #11]
 801247e:	4611      	mov	r1, r2
 8012480:	68f8      	ldr	r0, [r7, #12]
 8012482:	4798      	blx	r3
 8012484:	4603      	mov	r3, r0
 8012486:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012488:	7dfb      	ldrb	r3, [r7, #23]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d001      	beq.n	8012492 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801248e:	7dfb      	ldrb	r3, [r7, #23]
 8012490:	e000      	b.n	8012494 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8012492:	2300      	movs	r3, #0
}
 8012494:	4618      	mov	r0, r3
 8012496:	3718      	adds	r7, #24
 8012498:	46bd      	mov	sp, r7
 801249a:	bd80      	pop	{r7, pc}

0801249c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801249c:	b580      	push	{r7, lr}
 801249e:	b086      	sub	sp, #24
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	60f8      	str	r0, [r7, #12]
 80124a4:	460b      	mov	r3, r1
 80124a6:	607a      	str	r2, [r7, #4]
 80124a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80124aa:	7afb      	ldrb	r3, [r7, #11]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d16b      	bne.n	8012588 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	3314      	adds	r3, #20
 80124b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80124bc:	2b02      	cmp	r3, #2
 80124be:	d156      	bne.n	801256e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80124c0:	693b      	ldr	r3, [r7, #16]
 80124c2:	689a      	ldr	r2, [r3, #8]
 80124c4:	693b      	ldr	r3, [r7, #16]
 80124c6:	68db      	ldr	r3, [r3, #12]
 80124c8:	429a      	cmp	r2, r3
 80124ca:	d914      	bls.n	80124f6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80124cc:	693b      	ldr	r3, [r7, #16]
 80124ce:	689a      	ldr	r2, [r3, #8]
 80124d0:	693b      	ldr	r3, [r7, #16]
 80124d2:	68db      	ldr	r3, [r3, #12]
 80124d4:	1ad2      	subs	r2, r2, r3
 80124d6:	693b      	ldr	r3, [r7, #16]
 80124d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80124da:	693b      	ldr	r3, [r7, #16]
 80124dc:	689b      	ldr	r3, [r3, #8]
 80124de:	461a      	mov	r2, r3
 80124e0:	6879      	ldr	r1, [r7, #4]
 80124e2:	68f8      	ldr	r0, [r7, #12]
 80124e4:	f000 ff3a 	bl	801335c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80124e8:	2300      	movs	r3, #0
 80124ea:	2200      	movs	r2, #0
 80124ec:	2100      	movs	r1, #0
 80124ee:	68f8      	ldr	r0, [r7, #12]
 80124f0:	f001 ff8f 	bl	8014412 <USBD_LL_PrepareReceive>
 80124f4:	e03b      	b.n	801256e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80124f6:	693b      	ldr	r3, [r7, #16]
 80124f8:	68da      	ldr	r2, [r3, #12]
 80124fa:	693b      	ldr	r3, [r7, #16]
 80124fc:	689b      	ldr	r3, [r3, #8]
 80124fe:	429a      	cmp	r2, r3
 8012500:	d11c      	bne.n	801253c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012502:	693b      	ldr	r3, [r7, #16]
 8012504:	685a      	ldr	r2, [r3, #4]
 8012506:	693b      	ldr	r3, [r7, #16]
 8012508:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801250a:	429a      	cmp	r2, r3
 801250c:	d316      	bcc.n	801253c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801250e:	693b      	ldr	r3, [r7, #16]
 8012510:	685a      	ldr	r2, [r3, #4]
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012518:	429a      	cmp	r2, r3
 801251a:	d20f      	bcs.n	801253c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801251c:	2200      	movs	r2, #0
 801251e:	2100      	movs	r1, #0
 8012520:	68f8      	ldr	r0, [r7, #12]
 8012522:	f000 ff1b 	bl	801335c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	2200      	movs	r2, #0
 801252a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801252e:	2300      	movs	r3, #0
 8012530:	2200      	movs	r2, #0
 8012532:	2100      	movs	r1, #0
 8012534:	68f8      	ldr	r0, [r7, #12]
 8012536:	f001 ff6c 	bl	8014412 <USBD_LL_PrepareReceive>
 801253a:	e018      	b.n	801256e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012542:	b2db      	uxtb	r3, r3
 8012544:	2b03      	cmp	r3, #3
 8012546:	d10b      	bne.n	8012560 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801254e:	68db      	ldr	r3, [r3, #12]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d005      	beq.n	8012560 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801255a:	68db      	ldr	r3, [r3, #12]
 801255c:	68f8      	ldr	r0, [r7, #12]
 801255e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012560:	2180      	movs	r1, #128	; 0x80
 8012562:	68f8      	ldr	r0, [r7, #12]
 8012564:	f001 feaa 	bl	80142bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012568:	68f8      	ldr	r0, [r7, #12]
 801256a:	f000 ff49 	bl	8013400 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8012574:	2b01      	cmp	r3, #1
 8012576:	d122      	bne.n	80125be <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012578:	68f8      	ldr	r0, [r7, #12]
 801257a:	f7ff fe98 	bl	80122ae <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	2200      	movs	r2, #0
 8012582:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8012586:	e01a      	b.n	80125be <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801258e:	b2db      	uxtb	r3, r3
 8012590:	2b03      	cmp	r3, #3
 8012592:	d114      	bne.n	80125be <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801259a:	695b      	ldr	r3, [r3, #20]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d00e      	beq.n	80125be <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80125a6:	695b      	ldr	r3, [r3, #20]
 80125a8:	7afa      	ldrb	r2, [r7, #11]
 80125aa:	4611      	mov	r1, r2
 80125ac:	68f8      	ldr	r0, [r7, #12]
 80125ae:	4798      	blx	r3
 80125b0:	4603      	mov	r3, r0
 80125b2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80125b4:	7dfb      	ldrb	r3, [r7, #23]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d001      	beq.n	80125be <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80125ba:	7dfb      	ldrb	r3, [r7, #23]
 80125bc:	e000      	b.n	80125c0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80125be:	2300      	movs	r3, #0
}
 80125c0:	4618      	mov	r0, r3
 80125c2:	3718      	adds	r7, #24
 80125c4:	46bd      	mov	sp, r7
 80125c6:	bd80      	pop	{r7, pc}

080125c8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b082      	sub	sp, #8
 80125cc:	af00      	add	r7, sp, #0
 80125ce:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	2201      	movs	r2, #1
 80125d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	2200      	movs	r2, #0
 80125dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	2200      	movs	r2, #0
 80125e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	2200      	movs	r2, #0
 80125ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d101      	bne.n	80125fc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80125f8:	2303      	movs	r3, #3
 80125fa:	e02f      	b.n	801265c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012602:	2b00      	cmp	r3, #0
 8012604:	d00f      	beq.n	8012626 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801260c:	685b      	ldr	r3, [r3, #4]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d009      	beq.n	8012626 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012618:	685b      	ldr	r3, [r3, #4]
 801261a:	687a      	ldr	r2, [r7, #4]
 801261c:	6852      	ldr	r2, [r2, #4]
 801261e:	b2d2      	uxtb	r2, r2
 8012620:	4611      	mov	r1, r2
 8012622:	6878      	ldr	r0, [r7, #4]
 8012624:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012626:	2340      	movs	r3, #64	; 0x40
 8012628:	2200      	movs	r2, #0
 801262a:	2100      	movs	r1, #0
 801262c:	6878      	ldr	r0, [r7, #4]
 801262e:	f001 fe00 	bl	8014232 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	2201      	movs	r2, #1
 8012636:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	2240      	movs	r2, #64	; 0x40
 801263e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012642:	2340      	movs	r3, #64	; 0x40
 8012644:	2200      	movs	r2, #0
 8012646:	2180      	movs	r1, #128	; 0x80
 8012648:	6878      	ldr	r0, [r7, #4]
 801264a:	f001 fdf2 	bl	8014232 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	2201      	movs	r2, #1
 8012652:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	2240      	movs	r2, #64	; 0x40
 8012658:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801265a:	2300      	movs	r3, #0
}
 801265c:	4618      	mov	r0, r3
 801265e:	3708      	adds	r7, #8
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}

08012664 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012664:	b480      	push	{r7}
 8012666:	b083      	sub	sp, #12
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
 801266c:	460b      	mov	r3, r1
 801266e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	78fa      	ldrb	r2, [r7, #3]
 8012674:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012676:	2300      	movs	r3, #0
}
 8012678:	4618      	mov	r0, r3
 801267a:	370c      	adds	r7, #12
 801267c:	46bd      	mov	sp, r7
 801267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012682:	4770      	bx	lr

08012684 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012684:	b480      	push	{r7}
 8012686:	b083      	sub	sp, #12
 8012688:	af00      	add	r7, sp, #0
 801268a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012692:	b2da      	uxtb	r2, r3
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	2204      	movs	r2, #4
 801269e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80126a2:	2300      	movs	r3, #0
}
 80126a4:	4618      	mov	r0, r3
 80126a6:	370c      	adds	r7, #12
 80126a8:	46bd      	mov	sp, r7
 80126aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ae:	4770      	bx	lr

080126b0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80126b0:	b480      	push	{r7}
 80126b2:	b083      	sub	sp, #12
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80126be:	b2db      	uxtb	r3, r3
 80126c0:	2b04      	cmp	r3, #4
 80126c2:	d106      	bne.n	80126d2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80126ca:	b2da      	uxtb	r2, r3
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80126d2:	2300      	movs	r3, #0
}
 80126d4:	4618      	mov	r0, r3
 80126d6:	370c      	adds	r7, #12
 80126d8:	46bd      	mov	sp, r7
 80126da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126de:	4770      	bx	lr

080126e0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b082      	sub	sp, #8
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d101      	bne.n	80126f6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80126f2:	2303      	movs	r3, #3
 80126f4:	e012      	b.n	801271c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80126fc:	b2db      	uxtb	r3, r3
 80126fe:	2b03      	cmp	r3, #3
 8012700:	d10b      	bne.n	801271a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012708:	69db      	ldr	r3, [r3, #28]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d005      	beq.n	801271a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012714:	69db      	ldr	r3, [r3, #28]
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801271a:	2300      	movs	r3, #0
}
 801271c:	4618      	mov	r0, r3
 801271e:	3708      	adds	r7, #8
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}

08012724 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012724:	b480      	push	{r7}
 8012726:	b087      	sub	sp, #28
 8012728:	af00      	add	r7, sp, #0
 801272a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012730:	697b      	ldr	r3, [r7, #20]
 8012732:	781b      	ldrb	r3, [r3, #0]
 8012734:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012736:	697b      	ldr	r3, [r7, #20]
 8012738:	3301      	adds	r3, #1
 801273a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801273c:	697b      	ldr	r3, [r7, #20]
 801273e:	781b      	ldrb	r3, [r3, #0]
 8012740:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012742:	8a3b      	ldrh	r3, [r7, #16]
 8012744:	021b      	lsls	r3, r3, #8
 8012746:	b21a      	sxth	r2, r3
 8012748:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801274c:	4313      	orrs	r3, r2
 801274e:	b21b      	sxth	r3, r3
 8012750:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012752:	89fb      	ldrh	r3, [r7, #14]
}
 8012754:	4618      	mov	r0, r3
 8012756:	371c      	adds	r7, #28
 8012758:	46bd      	mov	sp, r7
 801275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801275e:	4770      	bx	lr

08012760 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
 8012768:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801276a:	2300      	movs	r3, #0
 801276c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801276e:	683b      	ldr	r3, [r7, #0]
 8012770:	781b      	ldrb	r3, [r3, #0]
 8012772:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012776:	2b40      	cmp	r3, #64	; 0x40
 8012778:	d005      	beq.n	8012786 <USBD_StdDevReq+0x26>
 801277a:	2b40      	cmp	r3, #64	; 0x40
 801277c:	d853      	bhi.n	8012826 <USBD_StdDevReq+0xc6>
 801277e:	2b00      	cmp	r3, #0
 8012780:	d00b      	beq.n	801279a <USBD_StdDevReq+0x3a>
 8012782:	2b20      	cmp	r3, #32
 8012784:	d14f      	bne.n	8012826 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801278c:	689b      	ldr	r3, [r3, #8]
 801278e:	6839      	ldr	r1, [r7, #0]
 8012790:	6878      	ldr	r0, [r7, #4]
 8012792:	4798      	blx	r3
 8012794:	4603      	mov	r3, r0
 8012796:	73fb      	strb	r3, [r7, #15]
      break;
 8012798:	e04a      	b.n	8012830 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	785b      	ldrb	r3, [r3, #1]
 801279e:	2b09      	cmp	r3, #9
 80127a0:	d83b      	bhi.n	801281a <USBD_StdDevReq+0xba>
 80127a2:	a201      	add	r2, pc, #4	; (adr r2, 80127a8 <USBD_StdDevReq+0x48>)
 80127a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127a8:	080127fd 	.word	0x080127fd
 80127ac:	08012811 	.word	0x08012811
 80127b0:	0801281b 	.word	0x0801281b
 80127b4:	08012807 	.word	0x08012807
 80127b8:	0801281b 	.word	0x0801281b
 80127bc:	080127db 	.word	0x080127db
 80127c0:	080127d1 	.word	0x080127d1
 80127c4:	0801281b 	.word	0x0801281b
 80127c8:	080127f3 	.word	0x080127f3
 80127cc:	080127e5 	.word	0x080127e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80127d0:	6839      	ldr	r1, [r7, #0]
 80127d2:	6878      	ldr	r0, [r7, #4]
 80127d4:	f000 f9de 	bl	8012b94 <USBD_GetDescriptor>
          break;
 80127d8:	e024      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80127da:	6839      	ldr	r1, [r7, #0]
 80127dc:	6878      	ldr	r0, [r7, #4]
 80127de:	f000 fb6d 	bl	8012ebc <USBD_SetAddress>
          break;
 80127e2:	e01f      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80127e4:	6839      	ldr	r1, [r7, #0]
 80127e6:	6878      	ldr	r0, [r7, #4]
 80127e8:	f000 fbac 	bl	8012f44 <USBD_SetConfig>
 80127ec:	4603      	mov	r3, r0
 80127ee:	73fb      	strb	r3, [r7, #15]
          break;
 80127f0:	e018      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80127f2:	6839      	ldr	r1, [r7, #0]
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f000 fc4b 	bl	8013090 <USBD_GetConfig>
          break;
 80127fa:	e013      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80127fc:	6839      	ldr	r1, [r7, #0]
 80127fe:	6878      	ldr	r0, [r7, #4]
 8012800:	f000 fc7c 	bl	80130fc <USBD_GetStatus>
          break;
 8012804:	e00e      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012806:	6839      	ldr	r1, [r7, #0]
 8012808:	6878      	ldr	r0, [r7, #4]
 801280a:	f000 fcab 	bl	8013164 <USBD_SetFeature>
          break;
 801280e:	e009      	b.n	8012824 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012810:	6839      	ldr	r1, [r7, #0]
 8012812:	6878      	ldr	r0, [r7, #4]
 8012814:	f000 fcba 	bl	801318c <USBD_ClrFeature>
          break;
 8012818:	e004      	b.n	8012824 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801281a:	6839      	ldr	r1, [r7, #0]
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f000 fd11 	bl	8013244 <USBD_CtlError>
          break;
 8012822:	bf00      	nop
      }
      break;
 8012824:	e004      	b.n	8012830 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8012826:	6839      	ldr	r1, [r7, #0]
 8012828:	6878      	ldr	r0, [r7, #4]
 801282a:	f000 fd0b 	bl	8013244 <USBD_CtlError>
      break;
 801282e:	bf00      	nop
  }

  return ret;
 8012830:	7bfb      	ldrb	r3, [r7, #15]
}
 8012832:	4618      	mov	r0, r3
 8012834:	3710      	adds	r7, #16
 8012836:	46bd      	mov	sp, r7
 8012838:	bd80      	pop	{r7, pc}
 801283a:	bf00      	nop

0801283c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
 8012844:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012846:	2300      	movs	r3, #0
 8012848:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801284a:	683b      	ldr	r3, [r7, #0]
 801284c:	781b      	ldrb	r3, [r3, #0]
 801284e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012852:	2b40      	cmp	r3, #64	; 0x40
 8012854:	d005      	beq.n	8012862 <USBD_StdItfReq+0x26>
 8012856:	2b40      	cmp	r3, #64	; 0x40
 8012858:	d82f      	bhi.n	80128ba <USBD_StdItfReq+0x7e>
 801285a:	2b00      	cmp	r3, #0
 801285c:	d001      	beq.n	8012862 <USBD_StdItfReq+0x26>
 801285e:	2b20      	cmp	r3, #32
 8012860:	d12b      	bne.n	80128ba <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012868:	b2db      	uxtb	r3, r3
 801286a:	3b01      	subs	r3, #1
 801286c:	2b02      	cmp	r3, #2
 801286e:	d81d      	bhi.n	80128ac <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	889b      	ldrh	r3, [r3, #4]
 8012874:	b2db      	uxtb	r3, r3
 8012876:	2b01      	cmp	r3, #1
 8012878:	d813      	bhi.n	80128a2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012880:	689b      	ldr	r3, [r3, #8]
 8012882:	6839      	ldr	r1, [r7, #0]
 8012884:	6878      	ldr	r0, [r7, #4]
 8012886:	4798      	blx	r3
 8012888:	4603      	mov	r3, r0
 801288a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	88db      	ldrh	r3, [r3, #6]
 8012890:	2b00      	cmp	r3, #0
 8012892:	d110      	bne.n	80128b6 <USBD_StdItfReq+0x7a>
 8012894:	7bfb      	ldrb	r3, [r7, #15]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d10d      	bne.n	80128b6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 801289a:	6878      	ldr	r0, [r7, #4]
 801289c:	f000 fd9d 	bl	80133da <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80128a0:	e009      	b.n	80128b6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80128a2:	6839      	ldr	r1, [r7, #0]
 80128a4:	6878      	ldr	r0, [r7, #4]
 80128a6:	f000 fccd 	bl	8013244 <USBD_CtlError>
          break;
 80128aa:	e004      	b.n	80128b6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80128ac:	6839      	ldr	r1, [r7, #0]
 80128ae:	6878      	ldr	r0, [r7, #4]
 80128b0:	f000 fcc8 	bl	8013244 <USBD_CtlError>
          break;
 80128b4:	e000      	b.n	80128b8 <USBD_StdItfReq+0x7c>
          break;
 80128b6:	bf00      	nop
      }
      break;
 80128b8:	e004      	b.n	80128c4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80128ba:	6839      	ldr	r1, [r7, #0]
 80128bc:	6878      	ldr	r0, [r7, #4]
 80128be:	f000 fcc1 	bl	8013244 <USBD_CtlError>
      break;
 80128c2:	bf00      	nop
  }

  return ret;
 80128c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80128c6:	4618      	mov	r0, r3
 80128c8:	3710      	adds	r7, #16
 80128ca:	46bd      	mov	sp, r7
 80128cc:	bd80      	pop	{r7, pc}

080128ce <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80128ce:	b580      	push	{r7, lr}
 80128d0:	b084      	sub	sp, #16
 80128d2:	af00      	add	r7, sp, #0
 80128d4:	6078      	str	r0, [r7, #4]
 80128d6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80128d8:	2300      	movs	r3, #0
 80128da:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80128dc:	683b      	ldr	r3, [r7, #0]
 80128de:	889b      	ldrh	r3, [r3, #4]
 80128e0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80128e2:	683b      	ldr	r3, [r7, #0]
 80128e4:	781b      	ldrb	r3, [r3, #0]
 80128e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80128ea:	2b40      	cmp	r3, #64	; 0x40
 80128ec:	d007      	beq.n	80128fe <USBD_StdEPReq+0x30>
 80128ee:	2b40      	cmp	r3, #64	; 0x40
 80128f0:	f200 8145 	bhi.w	8012b7e <USBD_StdEPReq+0x2b0>
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d00c      	beq.n	8012912 <USBD_StdEPReq+0x44>
 80128f8:	2b20      	cmp	r3, #32
 80128fa:	f040 8140 	bne.w	8012b7e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012904:	689b      	ldr	r3, [r3, #8]
 8012906:	6839      	ldr	r1, [r7, #0]
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	4798      	blx	r3
 801290c:	4603      	mov	r3, r0
 801290e:	73fb      	strb	r3, [r7, #15]
      break;
 8012910:	e13a      	b.n	8012b88 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012912:	683b      	ldr	r3, [r7, #0]
 8012914:	785b      	ldrb	r3, [r3, #1]
 8012916:	2b03      	cmp	r3, #3
 8012918:	d007      	beq.n	801292a <USBD_StdEPReq+0x5c>
 801291a:	2b03      	cmp	r3, #3
 801291c:	f300 8129 	bgt.w	8012b72 <USBD_StdEPReq+0x2a4>
 8012920:	2b00      	cmp	r3, #0
 8012922:	d07f      	beq.n	8012a24 <USBD_StdEPReq+0x156>
 8012924:	2b01      	cmp	r3, #1
 8012926:	d03c      	beq.n	80129a2 <USBD_StdEPReq+0xd4>
 8012928:	e123      	b.n	8012b72 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012930:	b2db      	uxtb	r3, r3
 8012932:	2b02      	cmp	r3, #2
 8012934:	d002      	beq.n	801293c <USBD_StdEPReq+0x6e>
 8012936:	2b03      	cmp	r3, #3
 8012938:	d016      	beq.n	8012968 <USBD_StdEPReq+0x9a>
 801293a:	e02c      	b.n	8012996 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801293c:	7bbb      	ldrb	r3, [r7, #14]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d00d      	beq.n	801295e <USBD_StdEPReq+0x90>
 8012942:	7bbb      	ldrb	r3, [r7, #14]
 8012944:	2b80      	cmp	r3, #128	; 0x80
 8012946:	d00a      	beq.n	801295e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012948:	7bbb      	ldrb	r3, [r7, #14]
 801294a:	4619      	mov	r1, r3
 801294c:	6878      	ldr	r0, [r7, #4]
 801294e:	f001 fcb5 	bl	80142bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012952:	2180      	movs	r1, #128	; 0x80
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f001 fcb1 	bl	80142bc <USBD_LL_StallEP>
 801295a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801295c:	e020      	b.n	80129a0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 801295e:	6839      	ldr	r1, [r7, #0]
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f000 fc6f 	bl	8013244 <USBD_CtlError>
              break;
 8012966:	e01b      	b.n	80129a0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	885b      	ldrh	r3, [r3, #2]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d10e      	bne.n	801298e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012970:	7bbb      	ldrb	r3, [r7, #14]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d00b      	beq.n	801298e <USBD_StdEPReq+0xc0>
 8012976:	7bbb      	ldrb	r3, [r7, #14]
 8012978:	2b80      	cmp	r3, #128	; 0x80
 801297a:	d008      	beq.n	801298e <USBD_StdEPReq+0xc0>
 801297c:	683b      	ldr	r3, [r7, #0]
 801297e:	88db      	ldrh	r3, [r3, #6]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d104      	bne.n	801298e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012984:	7bbb      	ldrb	r3, [r7, #14]
 8012986:	4619      	mov	r1, r3
 8012988:	6878      	ldr	r0, [r7, #4]
 801298a:	f001 fc97 	bl	80142bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801298e:	6878      	ldr	r0, [r7, #4]
 8012990:	f000 fd23 	bl	80133da <USBD_CtlSendStatus>

              break;
 8012994:	e004      	b.n	80129a0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012996:	6839      	ldr	r1, [r7, #0]
 8012998:	6878      	ldr	r0, [r7, #4]
 801299a:	f000 fc53 	bl	8013244 <USBD_CtlError>
              break;
 801299e:	bf00      	nop
          }
          break;
 80129a0:	e0ec      	b.n	8012b7c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80129a8:	b2db      	uxtb	r3, r3
 80129aa:	2b02      	cmp	r3, #2
 80129ac:	d002      	beq.n	80129b4 <USBD_StdEPReq+0xe6>
 80129ae:	2b03      	cmp	r3, #3
 80129b0:	d016      	beq.n	80129e0 <USBD_StdEPReq+0x112>
 80129b2:	e030      	b.n	8012a16 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80129b4:	7bbb      	ldrb	r3, [r7, #14]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d00d      	beq.n	80129d6 <USBD_StdEPReq+0x108>
 80129ba:	7bbb      	ldrb	r3, [r7, #14]
 80129bc:	2b80      	cmp	r3, #128	; 0x80
 80129be:	d00a      	beq.n	80129d6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80129c0:	7bbb      	ldrb	r3, [r7, #14]
 80129c2:	4619      	mov	r1, r3
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f001 fc79 	bl	80142bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80129ca:	2180      	movs	r1, #128	; 0x80
 80129cc:	6878      	ldr	r0, [r7, #4]
 80129ce:	f001 fc75 	bl	80142bc <USBD_LL_StallEP>
 80129d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80129d4:	e025      	b.n	8012a22 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80129d6:	6839      	ldr	r1, [r7, #0]
 80129d8:	6878      	ldr	r0, [r7, #4]
 80129da:	f000 fc33 	bl	8013244 <USBD_CtlError>
              break;
 80129de:	e020      	b.n	8012a22 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80129e0:	683b      	ldr	r3, [r7, #0]
 80129e2:	885b      	ldrh	r3, [r3, #2]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d11b      	bne.n	8012a20 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80129e8:	7bbb      	ldrb	r3, [r7, #14]
 80129ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d004      	beq.n	80129fc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80129f2:	7bbb      	ldrb	r3, [r7, #14]
 80129f4:	4619      	mov	r1, r3
 80129f6:	6878      	ldr	r0, [r7, #4]
 80129f8:	f001 fc7f 	bl	80142fa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80129fc:	6878      	ldr	r0, [r7, #4]
 80129fe:	f000 fcec 	bl	80133da <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012a08:	689b      	ldr	r3, [r3, #8]
 8012a0a:	6839      	ldr	r1, [r7, #0]
 8012a0c:	6878      	ldr	r0, [r7, #4]
 8012a0e:	4798      	blx	r3
 8012a10:	4603      	mov	r3, r0
 8012a12:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8012a14:	e004      	b.n	8012a20 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8012a16:	6839      	ldr	r1, [r7, #0]
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f000 fc13 	bl	8013244 <USBD_CtlError>
              break;
 8012a1e:	e000      	b.n	8012a22 <USBD_StdEPReq+0x154>
              break;
 8012a20:	bf00      	nop
          }
          break;
 8012a22:	e0ab      	b.n	8012b7c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a2a:	b2db      	uxtb	r3, r3
 8012a2c:	2b02      	cmp	r3, #2
 8012a2e:	d002      	beq.n	8012a36 <USBD_StdEPReq+0x168>
 8012a30:	2b03      	cmp	r3, #3
 8012a32:	d032      	beq.n	8012a9a <USBD_StdEPReq+0x1cc>
 8012a34:	e097      	b.n	8012b66 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012a36:	7bbb      	ldrb	r3, [r7, #14]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d007      	beq.n	8012a4c <USBD_StdEPReq+0x17e>
 8012a3c:	7bbb      	ldrb	r3, [r7, #14]
 8012a3e:	2b80      	cmp	r3, #128	; 0x80
 8012a40:	d004      	beq.n	8012a4c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8012a42:	6839      	ldr	r1, [r7, #0]
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f000 fbfd 	bl	8013244 <USBD_CtlError>
                break;
 8012a4a:	e091      	b.n	8012b70 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012a4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	da0b      	bge.n	8012a6c <USBD_StdEPReq+0x19e>
 8012a54:	7bbb      	ldrb	r3, [r7, #14]
 8012a56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012a5a:	4613      	mov	r3, r2
 8012a5c:	009b      	lsls	r3, r3, #2
 8012a5e:	4413      	add	r3, r2
 8012a60:	009b      	lsls	r3, r3, #2
 8012a62:	3310      	adds	r3, #16
 8012a64:	687a      	ldr	r2, [r7, #4]
 8012a66:	4413      	add	r3, r2
 8012a68:	3304      	adds	r3, #4
 8012a6a:	e00b      	b.n	8012a84 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012a6c:	7bbb      	ldrb	r3, [r7, #14]
 8012a6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012a72:	4613      	mov	r3, r2
 8012a74:	009b      	lsls	r3, r3, #2
 8012a76:	4413      	add	r3, r2
 8012a78:	009b      	lsls	r3, r3, #2
 8012a7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012a7e:	687a      	ldr	r2, [r7, #4]
 8012a80:	4413      	add	r3, r2
 8012a82:	3304      	adds	r3, #4
 8012a84:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012a86:	68bb      	ldr	r3, [r7, #8]
 8012a88:	2200      	movs	r2, #0
 8012a8a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012a8c:	68bb      	ldr	r3, [r7, #8]
 8012a8e:	2202      	movs	r2, #2
 8012a90:	4619      	mov	r1, r3
 8012a92:	6878      	ldr	r0, [r7, #4]
 8012a94:	f000 fc47 	bl	8013326 <USBD_CtlSendData>
              break;
 8012a98:	e06a      	b.n	8012b70 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012a9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	da11      	bge.n	8012ac6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012aa2:	7bbb      	ldrb	r3, [r7, #14]
 8012aa4:	f003 020f 	and.w	r2, r3, #15
 8012aa8:	6879      	ldr	r1, [r7, #4]
 8012aaa:	4613      	mov	r3, r2
 8012aac:	009b      	lsls	r3, r3, #2
 8012aae:	4413      	add	r3, r2
 8012ab0:	009b      	lsls	r3, r3, #2
 8012ab2:	440b      	add	r3, r1
 8012ab4:	3324      	adds	r3, #36	; 0x24
 8012ab6:	881b      	ldrh	r3, [r3, #0]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d117      	bne.n	8012aec <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012abc:	6839      	ldr	r1, [r7, #0]
 8012abe:	6878      	ldr	r0, [r7, #4]
 8012ac0:	f000 fbc0 	bl	8013244 <USBD_CtlError>
                  break;
 8012ac4:	e054      	b.n	8012b70 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012ac6:	7bbb      	ldrb	r3, [r7, #14]
 8012ac8:	f003 020f 	and.w	r2, r3, #15
 8012acc:	6879      	ldr	r1, [r7, #4]
 8012ace:	4613      	mov	r3, r2
 8012ad0:	009b      	lsls	r3, r3, #2
 8012ad2:	4413      	add	r3, r2
 8012ad4:	009b      	lsls	r3, r3, #2
 8012ad6:	440b      	add	r3, r1
 8012ad8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012adc:	881b      	ldrh	r3, [r3, #0]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d104      	bne.n	8012aec <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012ae2:	6839      	ldr	r1, [r7, #0]
 8012ae4:	6878      	ldr	r0, [r7, #4]
 8012ae6:	f000 fbad 	bl	8013244 <USBD_CtlError>
                  break;
 8012aea:	e041      	b.n	8012b70 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012aec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	da0b      	bge.n	8012b0c <USBD_StdEPReq+0x23e>
 8012af4:	7bbb      	ldrb	r3, [r7, #14]
 8012af6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012afa:	4613      	mov	r3, r2
 8012afc:	009b      	lsls	r3, r3, #2
 8012afe:	4413      	add	r3, r2
 8012b00:	009b      	lsls	r3, r3, #2
 8012b02:	3310      	adds	r3, #16
 8012b04:	687a      	ldr	r2, [r7, #4]
 8012b06:	4413      	add	r3, r2
 8012b08:	3304      	adds	r3, #4
 8012b0a:	e00b      	b.n	8012b24 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012b0c:	7bbb      	ldrb	r3, [r7, #14]
 8012b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012b12:	4613      	mov	r3, r2
 8012b14:	009b      	lsls	r3, r3, #2
 8012b16:	4413      	add	r3, r2
 8012b18:	009b      	lsls	r3, r3, #2
 8012b1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012b1e:	687a      	ldr	r2, [r7, #4]
 8012b20:	4413      	add	r3, r2
 8012b22:	3304      	adds	r3, #4
 8012b24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012b26:	7bbb      	ldrb	r3, [r7, #14]
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d002      	beq.n	8012b32 <USBD_StdEPReq+0x264>
 8012b2c:	7bbb      	ldrb	r3, [r7, #14]
 8012b2e:	2b80      	cmp	r3, #128	; 0x80
 8012b30:	d103      	bne.n	8012b3a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2200      	movs	r2, #0
 8012b36:	601a      	str	r2, [r3, #0]
 8012b38:	e00e      	b.n	8012b58 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012b3a:	7bbb      	ldrb	r3, [r7, #14]
 8012b3c:	4619      	mov	r1, r3
 8012b3e:	6878      	ldr	r0, [r7, #4]
 8012b40:	f001 fbfa 	bl	8014338 <USBD_LL_IsStallEP>
 8012b44:	4603      	mov	r3, r0
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d003      	beq.n	8012b52 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8012b4a:	68bb      	ldr	r3, [r7, #8]
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	601a      	str	r2, [r3, #0]
 8012b50:	e002      	b.n	8012b58 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8012b52:	68bb      	ldr	r3, [r7, #8]
 8012b54:	2200      	movs	r2, #0
 8012b56:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012b58:	68bb      	ldr	r3, [r7, #8]
 8012b5a:	2202      	movs	r2, #2
 8012b5c:	4619      	mov	r1, r3
 8012b5e:	6878      	ldr	r0, [r7, #4]
 8012b60:	f000 fbe1 	bl	8013326 <USBD_CtlSendData>
              break;
 8012b64:	e004      	b.n	8012b70 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8012b66:	6839      	ldr	r1, [r7, #0]
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f000 fb6b 	bl	8013244 <USBD_CtlError>
              break;
 8012b6e:	bf00      	nop
          }
          break;
 8012b70:	e004      	b.n	8012b7c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8012b72:	6839      	ldr	r1, [r7, #0]
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f000 fb65 	bl	8013244 <USBD_CtlError>
          break;
 8012b7a:	bf00      	nop
      }
      break;
 8012b7c:	e004      	b.n	8012b88 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8012b7e:	6839      	ldr	r1, [r7, #0]
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f000 fb5f 	bl	8013244 <USBD_CtlError>
      break;
 8012b86:	bf00      	nop
  }

  return ret;
 8012b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	3710      	adds	r7, #16
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bd80      	pop	{r7, pc}
	...

08012b94 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b084      	sub	sp, #16
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
 8012b9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012baa:	683b      	ldr	r3, [r7, #0]
 8012bac:	885b      	ldrh	r3, [r3, #2]
 8012bae:	0a1b      	lsrs	r3, r3, #8
 8012bb0:	b29b      	uxth	r3, r3
 8012bb2:	3b01      	subs	r3, #1
 8012bb4:	2b0e      	cmp	r3, #14
 8012bb6:	f200 8152 	bhi.w	8012e5e <USBD_GetDescriptor+0x2ca>
 8012bba:	a201      	add	r2, pc, #4	; (adr r2, 8012bc0 <USBD_GetDescriptor+0x2c>)
 8012bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bc0:	08012c31 	.word	0x08012c31
 8012bc4:	08012c49 	.word	0x08012c49
 8012bc8:	08012c89 	.word	0x08012c89
 8012bcc:	08012e5f 	.word	0x08012e5f
 8012bd0:	08012e5f 	.word	0x08012e5f
 8012bd4:	08012dff 	.word	0x08012dff
 8012bd8:	08012e2b 	.word	0x08012e2b
 8012bdc:	08012e5f 	.word	0x08012e5f
 8012be0:	08012e5f 	.word	0x08012e5f
 8012be4:	08012e5f 	.word	0x08012e5f
 8012be8:	08012e5f 	.word	0x08012e5f
 8012bec:	08012e5f 	.word	0x08012e5f
 8012bf0:	08012e5f 	.word	0x08012e5f
 8012bf4:	08012e5f 	.word	0x08012e5f
 8012bf8:	08012bfd 	.word	0x08012bfd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c02:	69db      	ldr	r3, [r3, #28]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d00b      	beq.n	8012c20 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c0e:	69db      	ldr	r3, [r3, #28]
 8012c10:	687a      	ldr	r2, [r7, #4]
 8012c12:	7c12      	ldrb	r2, [r2, #16]
 8012c14:	f107 0108 	add.w	r1, r7, #8
 8012c18:	4610      	mov	r0, r2
 8012c1a:	4798      	blx	r3
 8012c1c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012c1e:	e126      	b.n	8012e6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012c20:	6839      	ldr	r1, [r7, #0]
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f000 fb0e 	bl	8013244 <USBD_CtlError>
        err++;
 8012c28:	7afb      	ldrb	r3, [r7, #11]
 8012c2a:	3301      	adds	r3, #1
 8012c2c:	72fb      	strb	r3, [r7, #11]
      break;
 8012c2e:	e11e      	b.n	8012e6e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	687a      	ldr	r2, [r7, #4]
 8012c3a:	7c12      	ldrb	r2, [r2, #16]
 8012c3c:	f107 0108 	add.w	r1, r7, #8
 8012c40:	4610      	mov	r0, r2
 8012c42:	4798      	blx	r3
 8012c44:	60f8      	str	r0, [r7, #12]
      break;
 8012c46:	e112      	b.n	8012e6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	7c1b      	ldrb	r3, [r3, #16]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d10d      	bne.n	8012c6c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c58:	f107 0208 	add.w	r2, r7, #8
 8012c5c:	4610      	mov	r0, r2
 8012c5e:	4798      	blx	r3
 8012c60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	3301      	adds	r3, #1
 8012c66:	2202      	movs	r2, #2
 8012c68:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012c6a:	e100      	b.n	8012e6e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c74:	f107 0208 	add.w	r2, r7, #8
 8012c78:	4610      	mov	r0, r2
 8012c7a:	4798      	blx	r3
 8012c7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	3301      	adds	r3, #1
 8012c82:	2202      	movs	r2, #2
 8012c84:	701a      	strb	r2, [r3, #0]
      break;
 8012c86:	e0f2      	b.n	8012e6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	885b      	ldrh	r3, [r3, #2]
 8012c8c:	b2db      	uxtb	r3, r3
 8012c8e:	2b05      	cmp	r3, #5
 8012c90:	f200 80ac 	bhi.w	8012dec <USBD_GetDescriptor+0x258>
 8012c94:	a201      	add	r2, pc, #4	; (adr r2, 8012c9c <USBD_GetDescriptor+0x108>)
 8012c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c9a:	bf00      	nop
 8012c9c:	08012cb5 	.word	0x08012cb5
 8012ca0:	08012ce9 	.word	0x08012ce9
 8012ca4:	08012d1d 	.word	0x08012d1d
 8012ca8:	08012d51 	.word	0x08012d51
 8012cac:	08012d85 	.word	0x08012d85
 8012cb0:	08012db9 	.word	0x08012db9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012cba:	685b      	ldr	r3, [r3, #4]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d00b      	beq.n	8012cd8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012cc6:	685b      	ldr	r3, [r3, #4]
 8012cc8:	687a      	ldr	r2, [r7, #4]
 8012cca:	7c12      	ldrb	r2, [r2, #16]
 8012ccc:	f107 0108 	add.w	r1, r7, #8
 8012cd0:	4610      	mov	r0, r2
 8012cd2:	4798      	blx	r3
 8012cd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012cd6:	e091      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012cd8:	6839      	ldr	r1, [r7, #0]
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f000 fab2 	bl	8013244 <USBD_CtlError>
            err++;
 8012ce0:	7afb      	ldrb	r3, [r7, #11]
 8012ce2:	3301      	adds	r3, #1
 8012ce4:	72fb      	strb	r3, [r7, #11]
          break;
 8012ce6:	e089      	b.n	8012dfc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012cee:	689b      	ldr	r3, [r3, #8]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d00b      	beq.n	8012d0c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012cfa:	689b      	ldr	r3, [r3, #8]
 8012cfc:	687a      	ldr	r2, [r7, #4]
 8012cfe:	7c12      	ldrb	r2, [r2, #16]
 8012d00:	f107 0108 	add.w	r1, r7, #8
 8012d04:	4610      	mov	r0, r2
 8012d06:	4798      	blx	r3
 8012d08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012d0a:	e077      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012d0c:	6839      	ldr	r1, [r7, #0]
 8012d0e:	6878      	ldr	r0, [r7, #4]
 8012d10:	f000 fa98 	bl	8013244 <USBD_CtlError>
            err++;
 8012d14:	7afb      	ldrb	r3, [r7, #11]
 8012d16:	3301      	adds	r3, #1
 8012d18:	72fb      	strb	r3, [r7, #11]
          break;
 8012d1a:	e06f      	b.n	8012dfc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d22:	68db      	ldr	r3, [r3, #12]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d00b      	beq.n	8012d40 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d2e:	68db      	ldr	r3, [r3, #12]
 8012d30:	687a      	ldr	r2, [r7, #4]
 8012d32:	7c12      	ldrb	r2, [r2, #16]
 8012d34:	f107 0108 	add.w	r1, r7, #8
 8012d38:	4610      	mov	r0, r2
 8012d3a:	4798      	blx	r3
 8012d3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012d3e:	e05d      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012d40:	6839      	ldr	r1, [r7, #0]
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	f000 fa7e 	bl	8013244 <USBD_CtlError>
            err++;
 8012d48:	7afb      	ldrb	r3, [r7, #11]
 8012d4a:	3301      	adds	r3, #1
 8012d4c:	72fb      	strb	r3, [r7, #11]
          break;
 8012d4e:	e055      	b.n	8012dfc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d56:	691b      	ldr	r3, [r3, #16]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d00b      	beq.n	8012d74 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d62:	691b      	ldr	r3, [r3, #16]
 8012d64:	687a      	ldr	r2, [r7, #4]
 8012d66:	7c12      	ldrb	r2, [r2, #16]
 8012d68:	f107 0108 	add.w	r1, r7, #8
 8012d6c:	4610      	mov	r0, r2
 8012d6e:	4798      	blx	r3
 8012d70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012d72:	e043      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012d74:	6839      	ldr	r1, [r7, #0]
 8012d76:	6878      	ldr	r0, [r7, #4]
 8012d78:	f000 fa64 	bl	8013244 <USBD_CtlError>
            err++;
 8012d7c:	7afb      	ldrb	r3, [r7, #11]
 8012d7e:	3301      	adds	r3, #1
 8012d80:	72fb      	strb	r3, [r7, #11]
          break;
 8012d82:	e03b      	b.n	8012dfc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d8a:	695b      	ldr	r3, [r3, #20]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d00b      	beq.n	8012da8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d96:	695b      	ldr	r3, [r3, #20]
 8012d98:	687a      	ldr	r2, [r7, #4]
 8012d9a:	7c12      	ldrb	r2, [r2, #16]
 8012d9c:	f107 0108 	add.w	r1, r7, #8
 8012da0:	4610      	mov	r0, r2
 8012da2:	4798      	blx	r3
 8012da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012da6:	e029      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012da8:	6839      	ldr	r1, [r7, #0]
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f000 fa4a 	bl	8013244 <USBD_CtlError>
            err++;
 8012db0:	7afb      	ldrb	r3, [r7, #11]
 8012db2:	3301      	adds	r3, #1
 8012db4:	72fb      	strb	r3, [r7, #11]
          break;
 8012db6:	e021      	b.n	8012dfc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012dbe:	699b      	ldr	r3, [r3, #24]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d00b      	beq.n	8012ddc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012dca:	699b      	ldr	r3, [r3, #24]
 8012dcc:	687a      	ldr	r2, [r7, #4]
 8012dce:	7c12      	ldrb	r2, [r2, #16]
 8012dd0:	f107 0108 	add.w	r1, r7, #8
 8012dd4:	4610      	mov	r0, r2
 8012dd6:	4798      	blx	r3
 8012dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012dda:	e00f      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012ddc:	6839      	ldr	r1, [r7, #0]
 8012dde:	6878      	ldr	r0, [r7, #4]
 8012de0:	f000 fa30 	bl	8013244 <USBD_CtlError>
            err++;
 8012de4:	7afb      	ldrb	r3, [r7, #11]
 8012de6:	3301      	adds	r3, #1
 8012de8:	72fb      	strb	r3, [r7, #11]
          break;
 8012dea:	e007      	b.n	8012dfc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012dec:	6839      	ldr	r1, [r7, #0]
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f000 fa28 	bl	8013244 <USBD_CtlError>
          err++;
 8012df4:	7afb      	ldrb	r3, [r7, #11]
 8012df6:	3301      	adds	r3, #1
 8012df8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012dfa:	bf00      	nop
      }
      break;
 8012dfc:	e037      	b.n	8012e6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	7c1b      	ldrb	r3, [r3, #16]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d109      	bne.n	8012e1a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e0e:	f107 0208 	add.w	r2, r7, #8
 8012e12:	4610      	mov	r0, r2
 8012e14:	4798      	blx	r3
 8012e16:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012e18:	e029      	b.n	8012e6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012e1a:	6839      	ldr	r1, [r7, #0]
 8012e1c:	6878      	ldr	r0, [r7, #4]
 8012e1e:	f000 fa11 	bl	8013244 <USBD_CtlError>
        err++;
 8012e22:	7afb      	ldrb	r3, [r7, #11]
 8012e24:	3301      	adds	r3, #1
 8012e26:	72fb      	strb	r3, [r7, #11]
      break;
 8012e28:	e021      	b.n	8012e6e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	7c1b      	ldrb	r3, [r3, #16]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d10d      	bne.n	8012e4e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e3a:	f107 0208 	add.w	r2, r7, #8
 8012e3e:	4610      	mov	r0, r2
 8012e40:	4798      	blx	r3
 8012e42:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	3301      	adds	r3, #1
 8012e48:	2207      	movs	r2, #7
 8012e4a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012e4c:	e00f      	b.n	8012e6e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012e4e:	6839      	ldr	r1, [r7, #0]
 8012e50:	6878      	ldr	r0, [r7, #4]
 8012e52:	f000 f9f7 	bl	8013244 <USBD_CtlError>
        err++;
 8012e56:	7afb      	ldrb	r3, [r7, #11]
 8012e58:	3301      	adds	r3, #1
 8012e5a:	72fb      	strb	r3, [r7, #11]
      break;
 8012e5c:	e007      	b.n	8012e6e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8012e5e:	6839      	ldr	r1, [r7, #0]
 8012e60:	6878      	ldr	r0, [r7, #4]
 8012e62:	f000 f9ef 	bl	8013244 <USBD_CtlError>
      err++;
 8012e66:	7afb      	ldrb	r3, [r7, #11]
 8012e68:	3301      	adds	r3, #1
 8012e6a:	72fb      	strb	r3, [r7, #11]
      break;
 8012e6c:	bf00      	nop
  }

  if (err != 0U)
 8012e6e:	7afb      	ldrb	r3, [r7, #11]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d11e      	bne.n	8012eb2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	88db      	ldrh	r3, [r3, #6]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d016      	beq.n	8012eaa <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012e7c:	893b      	ldrh	r3, [r7, #8]
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d00e      	beq.n	8012ea0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	88da      	ldrh	r2, [r3, #6]
 8012e86:	893b      	ldrh	r3, [r7, #8]
 8012e88:	4293      	cmp	r3, r2
 8012e8a:	bf28      	it	cs
 8012e8c:	4613      	movcs	r3, r2
 8012e8e:	b29b      	uxth	r3, r3
 8012e90:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012e92:	893b      	ldrh	r3, [r7, #8]
 8012e94:	461a      	mov	r2, r3
 8012e96:	68f9      	ldr	r1, [r7, #12]
 8012e98:	6878      	ldr	r0, [r7, #4]
 8012e9a:	f000 fa44 	bl	8013326 <USBD_CtlSendData>
 8012e9e:	e009      	b.n	8012eb4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012ea0:	6839      	ldr	r1, [r7, #0]
 8012ea2:	6878      	ldr	r0, [r7, #4]
 8012ea4:	f000 f9ce 	bl	8013244 <USBD_CtlError>
 8012ea8:	e004      	b.n	8012eb4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012eaa:	6878      	ldr	r0, [r7, #4]
 8012eac:	f000 fa95 	bl	80133da <USBD_CtlSendStatus>
 8012eb0:	e000      	b.n	8012eb4 <USBD_GetDescriptor+0x320>
    return;
 8012eb2:	bf00      	nop
  }
}
 8012eb4:	3710      	adds	r7, #16
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	bd80      	pop	{r7, pc}
 8012eba:	bf00      	nop

08012ebc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b084      	sub	sp, #16
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
 8012ec4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012ec6:	683b      	ldr	r3, [r7, #0]
 8012ec8:	889b      	ldrh	r3, [r3, #4]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d131      	bne.n	8012f32 <USBD_SetAddress+0x76>
 8012ece:	683b      	ldr	r3, [r7, #0]
 8012ed0:	88db      	ldrh	r3, [r3, #6]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d12d      	bne.n	8012f32 <USBD_SetAddress+0x76>
 8012ed6:	683b      	ldr	r3, [r7, #0]
 8012ed8:	885b      	ldrh	r3, [r3, #2]
 8012eda:	2b7f      	cmp	r3, #127	; 0x7f
 8012edc:	d829      	bhi.n	8012f32 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012ede:	683b      	ldr	r3, [r7, #0]
 8012ee0:	885b      	ldrh	r3, [r3, #2]
 8012ee2:	b2db      	uxtb	r3, r3
 8012ee4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012ee8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012ef0:	b2db      	uxtb	r3, r3
 8012ef2:	2b03      	cmp	r3, #3
 8012ef4:	d104      	bne.n	8012f00 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012ef6:	6839      	ldr	r1, [r7, #0]
 8012ef8:	6878      	ldr	r0, [r7, #4]
 8012efa:	f000 f9a3 	bl	8013244 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012efe:	e01d      	b.n	8012f3c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	7bfa      	ldrb	r2, [r7, #15]
 8012f04:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012f08:	7bfb      	ldrb	r3, [r7, #15]
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f001 fa40 	bl	8014392 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012f12:	6878      	ldr	r0, [r7, #4]
 8012f14:	f000 fa61 	bl	80133da <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012f18:	7bfb      	ldrb	r3, [r7, #15]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d004      	beq.n	8012f28 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2202      	movs	r2, #2
 8012f22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f26:	e009      	b.n	8012f3c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f30:	e004      	b.n	8012f3c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012f32:	6839      	ldr	r1, [r7, #0]
 8012f34:	6878      	ldr	r0, [r7, #4]
 8012f36:	f000 f985 	bl	8013244 <USBD_CtlError>
  }
}
 8012f3a:	bf00      	nop
 8012f3c:	bf00      	nop
 8012f3e:	3710      	adds	r7, #16
 8012f40:	46bd      	mov	sp, r7
 8012f42:	bd80      	pop	{r7, pc}

08012f44 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b084      	sub	sp, #16
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
 8012f4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012f4e:	2300      	movs	r3, #0
 8012f50:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012f52:	683b      	ldr	r3, [r7, #0]
 8012f54:	885b      	ldrh	r3, [r3, #2]
 8012f56:	b2da      	uxtb	r2, r3
 8012f58:	4b4c      	ldr	r3, [pc, #304]	; (801308c <USBD_SetConfig+0x148>)
 8012f5a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012f5c:	4b4b      	ldr	r3, [pc, #300]	; (801308c <USBD_SetConfig+0x148>)
 8012f5e:	781b      	ldrb	r3, [r3, #0]
 8012f60:	2b01      	cmp	r3, #1
 8012f62:	d905      	bls.n	8012f70 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012f64:	6839      	ldr	r1, [r7, #0]
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f000 f96c 	bl	8013244 <USBD_CtlError>
    return USBD_FAIL;
 8012f6c:	2303      	movs	r3, #3
 8012f6e:	e088      	b.n	8013082 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012f76:	b2db      	uxtb	r3, r3
 8012f78:	2b02      	cmp	r3, #2
 8012f7a:	d002      	beq.n	8012f82 <USBD_SetConfig+0x3e>
 8012f7c:	2b03      	cmp	r3, #3
 8012f7e:	d025      	beq.n	8012fcc <USBD_SetConfig+0x88>
 8012f80:	e071      	b.n	8013066 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012f82:	4b42      	ldr	r3, [pc, #264]	; (801308c <USBD_SetConfig+0x148>)
 8012f84:	781b      	ldrb	r3, [r3, #0]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d01c      	beq.n	8012fc4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8012f8a:	4b40      	ldr	r3, [pc, #256]	; (801308c <USBD_SetConfig+0x148>)
 8012f8c:	781b      	ldrb	r3, [r3, #0]
 8012f8e:	461a      	mov	r2, r3
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012f94:	4b3d      	ldr	r3, [pc, #244]	; (801308c <USBD_SetConfig+0x148>)
 8012f96:	781b      	ldrb	r3, [r3, #0]
 8012f98:	4619      	mov	r1, r3
 8012f9a:	6878      	ldr	r0, [r7, #4]
 8012f9c:	f7ff f992 	bl	80122c4 <USBD_SetClassConfig>
 8012fa0:	4603      	mov	r3, r0
 8012fa2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012fa4:	7bfb      	ldrb	r3, [r7, #15]
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d004      	beq.n	8012fb4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8012faa:	6839      	ldr	r1, [r7, #0]
 8012fac:	6878      	ldr	r0, [r7, #4]
 8012fae:	f000 f949 	bl	8013244 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012fb2:	e065      	b.n	8013080 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012fb4:	6878      	ldr	r0, [r7, #4]
 8012fb6:	f000 fa10 	bl	80133da <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	2203      	movs	r2, #3
 8012fbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012fc2:	e05d      	b.n	8013080 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012fc4:	6878      	ldr	r0, [r7, #4]
 8012fc6:	f000 fa08 	bl	80133da <USBD_CtlSendStatus>
      break;
 8012fca:	e059      	b.n	8013080 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012fcc:	4b2f      	ldr	r3, [pc, #188]	; (801308c <USBD_SetConfig+0x148>)
 8012fce:	781b      	ldrb	r3, [r3, #0]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d112      	bne.n	8012ffa <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	2202      	movs	r2, #2
 8012fd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012fdc:	4b2b      	ldr	r3, [pc, #172]	; (801308c <USBD_SetConfig+0x148>)
 8012fde:	781b      	ldrb	r3, [r3, #0]
 8012fe0:	461a      	mov	r2, r3
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012fe6:	4b29      	ldr	r3, [pc, #164]	; (801308c <USBD_SetConfig+0x148>)
 8012fe8:	781b      	ldrb	r3, [r3, #0]
 8012fea:	4619      	mov	r1, r3
 8012fec:	6878      	ldr	r0, [r7, #4]
 8012fee:	f7ff f985 	bl	80122fc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012ff2:	6878      	ldr	r0, [r7, #4]
 8012ff4:	f000 f9f1 	bl	80133da <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012ff8:	e042      	b.n	8013080 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012ffa:	4b24      	ldr	r3, [pc, #144]	; (801308c <USBD_SetConfig+0x148>)
 8012ffc:	781b      	ldrb	r3, [r3, #0]
 8012ffe:	461a      	mov	r2, r3
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	685b      	ldr	r3, [r3, #4]
 8013004:	429a      	cmp	r2, r3
 8013006:	d02a      	beq.n	801305e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	685b      	ldr	r3, [r3, #4]
 801300c:	b2db      	uxtb	r3, r3
 801300e:	4619      	mov	r1, r3
 8013010:	6878      	ldr	r0, [r7, #4]
 8013012:	f7ff f973 	bl	80122fc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013016:	4b1d      	ldr	r3, [pc, #116]	; (801308c <USBD_SetConfig+0x148>)
 8013018:	781b      	ldrb	r3, [r3, #0]
 801301a:	461a      	mov	r2, r3
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013020:	4b1a      	ldr	r3, [pc, #104]	; (801308c <USBD_SetConfig+0x148>)
 8013022:	781b      	ldrb	r3, [r3, #0]
 8013024:	4619      	mov	r1, r3
 8013026:	6878      	ldr	r0, [r7, #4]
 8013028:	f7ff f94c 	bl	80122c4 <USBD_SetClassConfig>
 801302c:	4603      	mov	r3, r0
 801302e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013030:	7bfb      	ldrb	r3, [r7, #15]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d00f      	beq.n	8013056 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013036:	6839      	ldr	r1, [r7, #0]
 8013038:	6878      	ldr	r0, [r7, #4]
 801303a:	f000 f903 	bl	8013244 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	685b      	ldr	r3, [r3, #4]
 8013042:	b2db      	uxtb	r3, r3
 8013044:	4619      	mov	r1, r3
 8013046:	6878      	ldr	r0, [r7, #4]
 8013048:	f7ff f958 	bl	80122fc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	2202      	movs	r2, #2
 8013050:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8013054:	e014      	b.n	8013080 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013056:	6878      	ldr	r0, [r7, #4]
 8013058:	f000 f9bf 	bl	80133da <USBD_CtlSendStatus>
      break;
 801305c:	e010      	b.n	8013080 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801305e:	6878      	ldr	r0, [r7, #4]
 8013060:	f000 f9bb 	bl	80133da <USBD_CtlSendStatus>
      break;
 8013064:	e00c      	b.n	8013080 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013066:	6839      	ldr	r1, [r7, #0]
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f000 f8eb 	bl	8013244 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801306e:	4b07      	ldr	r3, [pc, #28]	; (801308c <USBD_SetConfig+0x148>)
 8013070:	781b      	ldrb	r3, [r3, #0]
 8013072:	4619      	mov	r1, r3
 8013074:	6878      	ldr	r0, [r7, #4]
 8013076:	f7ff f941 	bl	80122fc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801307a:	2303      	movs	r3, #3
 801307c:	73fb      	strb	r3, [r7, #15]
      break;
 801307e:	bf00      	nop
  }

  return ret;
 8013080:	7bfb      	ldrb	r3, [r7, #15]
}
 8013082:	4618      	mov	r0, r3
 8013084:	3710      	adds	r7, #16
 8013086:	46bd      	mov	sp, r7
 8013088:	bd80      	pop	{r7, pc}
 801308a:	bf00      	nop
 801308c:	20000ba4 	.word	0x20000ba4

08013090 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b082      	sub	sp, #8
 8013094:	af00      	add	r7, sp, #0
 8013096:	6078      	str	r0, [r7, #4]
 8013098:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801309a:	683b      	ldr	r3, [r7, #0]
 801309c:	88db      	ldrh	r3, [r3, #6]
 801309e:	2b01      	cmp	r3, #1
 80130a0:	d004      	beq.n	80130ac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80130a2:	6839      	ldr	r1, [r7, #0]
 80130a4:	6878      	ldr	r0, [r7, #4]
 80130a6:	f000 f8cd 	bl	8013244 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80130aa:	e023      	b.n	80130f4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80130b2:	b2db      	uxtb	r3, r3
 80130b4:	2b02      	cmp	r3, #2
 80130b6:	dc02      	bgt.n	80130be <USBD_GetConfig+0x2e>
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	dc03      	bgt.n	80130c4 <USBD_GetConfig+0x34>
 80130bc:	e015      	b.n	80130ea <USBD_GetConfig+0x5a>
 80130be:	2b03      	cmp	r3, #3
 80130c0:	d00b      	beq.n	80130da <USBD_GetConfig+0x4a>
 80130c2:	e012      	b.n	80130ea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	2200      	movs	r2, #0
 80130c8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	3308      	adds	r3, #8
 80130ce:	2201      	movs	r2, #1
 80130d0:	4619      	mov	r1, r3
 80130d2:	6878      	ldr	r0, [r7, #4]
 80130d4:	f000 f927 	bl	8013326 <USBD_CtlSendData>
        break;
 80130d8:	e00c      	b.n	80130f4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	3304      	adds	r3, #4
 80130de:	2201      	movs	r2, #1
 80130e0:	4619      	mov	r1, r3
 80130e2:	6878      	ldr	r0, [r7, #4]
 80130e4:	f000 f91f 	bl	8013326 <USBD_CtlSendData>
        break;
 80130e8:	e004      	b.n	80130f4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80130ea:	6839      	ldr	r1, [r7, #0]
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f000 f8a9 	bl	8013244 <USBD_CtlError>
        break;
 80130f2:	bf00      	nop
}
 80130f4:	bf00      	nop
 80130f6:	3708      	adds	r7, #8
 80130f8:	46bd      	mov	sp, r7
 80130fa:	bd80      	pop	{r7, pc}

080130fc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b082      	sub	sp, #8
 8013100:	af00      	add	r7, sp, #0
 8013102:	6078      	str	r0, [r7, #4]
 8013104:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801310c:	b2db      	uxtb	r3, r3
 801310e:	3b01      	subs	r3, #1
 8013110:	2b02      	cmp	r3, #2
 8013112:	d81e      	bhi.n	8013152 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	88db      	ldrh	r3, [r3, #6]
 8013118:	2b02      	cmp	r3, #2
 801311a:	d004      	beq.n	8013126 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801311c:	6839      	ldr	r1, [r7, #0]
 801311e:	6878      	ldr	r0, [r7, #4]
 8013120:	f000 f890 	bl	8013244 <USBD_CtlError>
        break;
 8013124:	e01a      	b.n	801315c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	2201      	movs	r2, #1
 801312a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8013132:	2b00      	cmp	r3, #0
 8013134:	d005      	beq.n	8013142 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	68db      	ldr	r3, [r3, #12]
 801313a:	f043 0202 	orr.w	r2, r3, #2
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	330c      	adds	r3, #12
 8013146:	2202      	movs	r2, #2
 8013148:	4619      	mov	r1, r3
 801314a:	6878      	ldr	r0, [r7, #4]
 801314c:	f000 f8eb 	bl	8013326 <USBD_CtlSendData>
      break;
 8013150:	e004      	b.n	801315c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013152:	6839      	ldr	r1, [r7, #0]
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	f000 f875 	bl	8013244 <USBD_CtlError>
      break;
 801315a:	bf00      	nop
  }
}
 801315c:	bf00      	nop
 801315e:	3708      	adds	r7, #8
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}

08013164 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b082      	sub	sp, #8
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
 801316c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	885b      	ldrh	r3, [r3, #2]
 8013172:	2b01      	cmp	r3, #1
 8013174:	d106      	bne.n	8013184 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	2201      	movs	r2, #1
 801317a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801317e:	6878      	ldr	r0, [r7, #4]
 8013180:	f000 f92b 	bl	80133da <USBD_CtlSendStatus>
  }
}
 8013184:	bf00      	nop
 8013186:	3708      	adds	r7, #8
 8013188:	46bd      	mov	sp, r7
 801318a:	bd80      	pop	{r7, pc}

0801318c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b082      	sub	sp, #8
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
 8013194:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801319c:	b2db      	uxtb	r3, r3
 801319e:	3b01      	subs	r3, #1
 80131a0:	2b02      	cmp	r3, #2
 80131a2:	d80b      	bhi.n	80131bc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80131a4:	683b      	ldr	r3, [r7, #0]
 80131a6:	885b      	ldrh	r3, [r3, #2]
 80131a8:	2b01      	cmp	r3, #1
 80131aa:	d10c      	bne.n	80131c6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	2200      	movs	r2, #0
 80131b0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80131b4:	6878      	ldr	r0, [r7, #4]
 80131b6:	f000 f910 	bl	80133da <USBD_CtlSendStatus>
      }
      break;
 80131ba:	e004      	b.n	80131c6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80131bc:	6839      	ldr	r1, [r7, #0]
 80131be:	6878      	ldr	r0, [r7, #4]
 80131c0:	f000 f840 	bl	8013244 <USBD_CtlError>
      break;
 80131c4:	e000      	b.n	80131c8 <USBD_ClrFeature+0x3c>
      break;
 80131c6:	bf00      	nop
  }
}
 80131c8:	bf00      	nop
 80131ca:	3708      	adds	r7, #8
 80131cc:	46bd      	mov	sp, r7
 80131ce:	bd80      	pop	{r7, pc}

080131d0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80131d0:	b580      	push	{r7, lr}
 80131d2:	b084      	sub	sp, #16
 80131d4:	af00      	add	r7, sp, #0
 80131d6:	6078      	str	r0, [r7, #4]
 80131d8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80131da:	683b      	ldr	r3, [r7, #0]
 80131dc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	781a      	ldrb	r2, [r3, #0]
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	3301      	adds	r3, #1
 80131ea:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	781a      	ldrb	r2, [r3, #0]
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	3301      	adds	r3, #1
 80131f8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80131fa:	68f8      	ldr	r0, [r7, #12]
 80131fc:	f7ff fa92 	bl	8012724 <SWAPBYTE>
 8013200:	4603      	mov	r3, r0
 8013202:	461a      	mov	r2, r3
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	3301      	adds	r3, #1
 801320c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	3301      	adds	r3, #1
 8013212:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013214:	68f8      	ldr	r0, [r7, #12]
 8013216:	f7ff fa85 	bl	8012724 <SWAPBYTE>
 801321a:	4603      	mov	r3, r0
 801321c:	461a      	mov	r2, r3
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	3301      	adds	r3, #1
 8013226:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	3301      	adds	r3, #1
 801322c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801322e:	68f8      	ldr	r0, [r7, #12]
 8013230:	f7ff fa78 	bl	8012724 <SWAPBYTE>
 8013234:	4603      	mov	r3, r0
 8013236:	461a      	mov	r2, r3
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	80da      	strh	r2, [r3, #6]
}
 801323c:	bf00      	nop
 801323e:	3710      	adds	r7, #16
 8013240:	46bd      	mov	sp, r7
 8013242:	bd80      	pop	{r7, pc}

08013244 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b082      	sub	sp, #8
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801324e:	2180      	movs	r1, #128	; 0x80
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f001 f833 	bl	80142bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013256:	2100      	movs	r1, #0
 8013258:	6878      	ldr	r0, [r7, #4]
 801325a:	f001 f82f 	bl	80142bc <USBD_LL_StallEP>
}
 801325e:	bf00      	nop
 8013260:	3708      	adds	r7, #8
 8013262:	46bd      	mov	sp, r7
 8013264:	bd80      	pop	{r7, pc}

08013266 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013266:	b580      	push	{r7, lr}
 8013268:	b086      	sub	sp, #24
 801326a:	af00      	add	r7, sp, #0
 801326c:	60f8      	str	r0, [r7, #12]
 801326e:	60b9      	str	r1, [r7, #8]
 8013270:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013272:	2300      	movs	r3, #0
 8013274:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013276:	68fb      	ldr	r3, [r7, #12]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d036      	beq.n	80132ea <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013280:	6938      	ldr	r0, [r7, #16]
 8013282:	f000 f836 	bl	80132f2 <USBD_GetLen>
 8013286:	4603      	mov	r3, r0
 8013288:	3301      	adds	r3, #1
 801328a:	b29b      	uxth	r3, r3
 801328c:	005b      	lsls	r3, r3, #1
 801328e:	b29a      	uxth	r2, r3
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013294:	7dfb      	ldrb	r3, [r7, #23]
 8013296:	68ba      	ldr	r2, [r7, #8]
 8013298:	4413      	add	r3, r2
 801329a:	687a      	ldr	r2, [r7, #4]
 801329c:	7812      	ldrb	r2, [r2, #0]
 801329e:	701a      	strb	r2, [r3, #0]
  idx++;
 80132a0:	7dfb      	ldrb	r3, [r7, #23]
 80132a2:	3301      	adds	r3, #1
 80132a4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80132a6:	7dfb      	ldrb	r3, [r7, #23]
 80132a8:	68ba      	ldr	r2, [r7, #8]
 80132aa:	4413      	add	r3, r2
 80132ac:	2203      	movs	r2, #3
 80132ae:	701a      	strb	r2, [r3, #0]
  idx++;
 80132b0:	7dfb      	ldrb	r3, [r7, #23]
 80132b2:	3301      	adds	r3, #1
 80132b4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80132b6:	e013      	b.n	80132e0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80132b8:	7dfb      	ldrb	r3, [r7, #23]
 80132ba:	68ba      	ldr	r2, [r7, #8]
 80132bc:	4413      	add	r3, r2
 80132be:	693a      	ldr	r2, [r7, #16]
 80132c0:	7812      	ldrb	r2, [r2, #0]
 80132c2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80132c4:	693b      	ldr	r3, [r7, #16]
 80132c6:	3301      	adds	r3, #1
 80132c8:	613b      	str	r3, [r7, #16]
    idx++;
 80132ca:	7dfb      	ldrb	r3, [r7, #23]
 80132cc:	3301      	adds	r3, #1
 80132ce:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80132d0:	7dfb      	ldrb	r3, [r7, #23]
 80132d2:	68ba      	ldr	r2, [r7, #8]
 80132d4:	4413      	add	r3, r2
 80132d6:	2200      	movs	r2, #0
 80132d8:	701a      	strb	r2, [r3, #0]
    idx++;
 80132da:	7dfb      	ldrb	r3, [r7, #23]
 80132dc:	3301      	adds	r3, #1
 80132de:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80132e0:	693b      	ldr	r3, [r7, #16]
 80132e2:	781b      	ldrb	r3, [r3, #0]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d1e7      	bne.n	80132b8 <USBD_GetString+0x52>
 80132e8:	e000      	b.n	80132ec <USBD_GetString+0x86>
    return;
 80132ea:	bf00      	nop
  }
}
 80132ec:	3718      	adds	r7, #24
 80132ee:	46bd      	mov	sp, r7
 80132f0:	bd80      	pop	{r7, pc}

080132f2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80132f2:	b480      	push	{r7}
 80132f4:	b085      	sub	sp, #20
 80132f6:	af00      	add	r7, sp, #0
 80132f8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80132fa:	2300      	movs	r3, #0
 80132fc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013302:	e005      	b.n	8013310 <USBD_GetLen+0x1e>
  {
    len++;
 8013304:	7bfb      	ldrb	r3, [r7, #15]
 8013306:	3301      	adds	r3, #1
 8013308:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801330a:	68bb      	ldr	r3, [r7, #8]
 801330c:	3301      	adds	r3, #1
 801330e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	781b      	ldrb	r3, [r3, #0]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d1f5      	bne.n	8013304 <USBD_GetLen+0x12>
  }

  return len;
 8013318:	7bfb      	ldrb	r3, [r7, #15]
}
 801331a:	4618      	mov	r0, r3
 801331c:	3714      	adds	r7, #20
 801331e:	46bd      	mov	sp, r7
 8013320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013324:	4770      	bx	lr

08013326 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013326:	b580      	push	{r7, lr}
 8013328:	b084      	sub	sp, #16
 801332a:	af00      	add	r7, sp, #0
 801332c:	60f8      	str	r0, [r7, #12]
 801332e:	60b9      	str	r1, [r7, #8]
 8013330:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	2202      	movs	r2, #2
 8013336:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	687a      	ldr	r2, [r7, #4]
 801333e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	687a      	ldr	r2, [r7, #4]
 8013344:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	68ba      	ldr	r2, [r7, #8]
 801334a:	2100      	movs	r1, #0
 801334c:	68f8      	ldr	r0, [r7, #12]
 801334e:	f001 f83f 	bl	80143d0 <USBD_LL_Transmit>

  return USBD_OK;
 8013352:	2300      	movs	r3, #0
}
 8013354:	4618      	mov	r0, r3
 8013356:	3710      	adds	r7, #16
 8013358:	46bd      	mov	sp, r7
 801335a:	bd80      	pop	{r7, pc}

0801335c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b084      	sub	sp, #16
 8013360:	af00      	add	r7, sp, #0
 8013362:	60f8      	str	r0, [r7, #12]
 8013364:	60b9      	str	r1, [r7, #8]
 8013366:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	68ba      	ldr	r2, [r7, #8]
 801336c:	2100      	movs	r1, #0
 801336e:	68f8      	ldr	r0, [r7, #12]
 8013370:	f001 f82e 	bl	80143d0 <USBD_LL_Transmit>

  return USBD_OK;
 8013374:	2300      	movs	r3, #0
}
 8013376:	4618      	mov	r0, r3
 8013378:	3710      	adds	r7, #16
 801337a:	46bd      	mov	sp, r7
 801337c:	bd80      	pop	{r7, pc}

0801337e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801337e:	b580      	push	{r7, lr}
 8013380:	b084      	sub	sp, #16
 8013382:	af00      	add	r7, sp, #0
 8013384:	60f8      	str	r0, [r7, #12]
 8013386:	60b9      	str	r1, [r7, #8]
 8013388:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	2203      	movs	r2, #3
 801338e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	687a      	ldr	r2, [r7, #4]
 8013396:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	687a      	ldr	r2, [r7, #4]
 801339e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	68ba      	ldr	r2, [r7, #8]
 80133a6:	2100      	movs	r1, #0
 80133a8:	68f8      	ldr	r0, [r7, #12]
 80133aa:	f001 f832 	bl	8014412 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80133ae:	2300      	movs	r3, #0
}
 80133b0:	4618      	mov	r0, r3
 80133b2:	3710      	adds	r7, #16
 80133b4:	46bd      	mov	sp, r7
 80133b6:	bd80      	pop	{r7, pc}

080133b8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80133b8:	b580      	push	{r7, lr}
 80133ba:	b084      	sub	sp, #16
 80133bc:	af00      	add	r7, sp, #0
 80133be:	60f8      	str	r0, [r7, #12]
 80133c0:	60b9      	str	r1, [r7, #8]
 80133c2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	68ba      	ldr	r2, [r7, #8]
 80133c8:	2100      	movs	r1, #0
 80133ca:	68f8      	ldr	r0, [r7, #12]
 80133cc:	f001 f821 	bl	8014412 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80133d0:	2300      	movs	r3, #0
}
 80133d2:	4618      	mov	r0, r3
 80133d4:	3710      	adds	r7, #16
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}

080133da <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80133da:	b580      	push	{r7, lr}
 80133dc:	b082      	sub	sp, #8
 80133de:	af00      	add	r7, sp, #0
 80133e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	2204      	movs	r2, #4
 80133e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80133ea:	2300      	movs	r3, #0
 80133ec:	2200      	movs	r2, #0
 80133ee:	2100      	movs	r1, #0
 80133f0:	6878      	ldr	r0, [r7, #4]
 80133f2:	f000 ffed 	bl	80143d0 <USBD_LL_Transmit>

  return USBD_OK;
 80133f6:	2300      	movs	r3, #0
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	3708      	adds	r7, #8
 80133fc:	46bd      	mov	sp, r7
 80133fe:	bd80      	pop	{r7, pc}

08013400 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b082      	sub	sp, #8
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	2205      	movs	r2, #5
 801340c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013410:	2300      	movs	r3, #0
 8013412:	2200      	movs	r2, #0
 8013414:	2100      	movs	r1, #0
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f000 fffb 	bl	8014412 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801341c:	2300      	movs	r3, #0
}
 801341e:	4618      	mov	r0, r3
 8013420:	3708      	adds	r7, #8
 8013422:	46bd      	mov	sp, r7
 8013424:	bd80      	pop	{r7, pc}

08013426 <LL_GPIO_SetOutputPin>:
{
 8013426:	b480      	push	{r7}
 8013428:	b083      	sub	sp, #12
 801342a:	af00      	add	r7, sp, #0
 801342c:	6078      	str	r0, [r7, #4]
 801342e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	683a      	ldr	r2, [r7, #0]
 8013434:	619a      	str	r2, [r3, #24]
}
 8013436:	bf00      	nop
 8013438:	370c      	adds	r7, #12
 801343a:	46bd      	mov	sp, r7
 801343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013440:	4770      	bx	lr

08013442 <LL_GPIO_ResetOutputPin>:
{
 8013442:	b480      	push	{r7}
 8013444:	b083      	sub	sp, #12
 8013446:	af00      	add	r7, sp, #0
 8013448:	6078      	str	r0, [r7, #4]
 801344a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	683a      	ldr	r2, [r7, #0]
 8013450:	629a      	str	r2, [r3, #40]	; 0x28
}
 8013452:	bf00      	nop
 8013454:	370c      	adds	r7, #12
 8013456:	46bd      	mov	sp, r7
 8013458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345c:	4770      	bx	lr
	...

08013460 <LED_init>:

// -------------- Public function implementations --------------


void LED_init(void)
{
 8013460:	b580      	push	{r7, lr}
 8013462:	af00      	add	r7, sp, #0
		// "Connect" the system LEDs to the GPIO pins and ports
		// by correctly initializing the individual LED handles.
		// Use GPIOn and LL_GPIO_PIN_n LL macros.

		// LEDs on port F
		LED_series.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8013464:	4b1a      	ldr	r3, [pc, #104]	; (80134d0 <LED_init+0x70>)
 8013466:	2204      	movs	r2, #4
 8013468:	605a      	str	r2, [r3, #4]
		LED_series.LEDs[LED0].port = GPIOF;
 801346a:	4b19      	ldr	r3, [pc, #100]	; (80134d0 <LED_init+0x70>)
 801346c:	4a19      	ldr	r2, [pc, #100]	; (80134d4 <LED_init+0x74>)
 801346e:	601a      	str	r2, [r3, #0]

		LED_series.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8013470:	4b17      	ldr	r3, [pc, #92]	; (80134d0 <LED_init+0x70>)
 8013472:	2208      	movs	r2, #8
 8013474:	60da      	str	r2, [r3, #12]
		LED_series.LEDs[LED1].port = GPIOF;
 8013476:	4b16      	ldr	r3, [pc, #88]	; (80134d0 <LED_init+0x70>)
 8013478:	4a16      	ldr	r2, [pc, #88]	; (80134d4 <LED_init+0x74>)
 801347a:	609a      	str	r2, [r3, #8]

		LED_series.LEDs[LED2].pin = LL_GPIO_PIN_4;
 801347c:	4b14      	ldr	r3, [pc, #80]	; (80134d0 <LED_init+0x70>)
 801347e:	2210      	movs	r2, #16
 8013480:	615a      	str	r2, [r3, #20]
		LED_series.LEDs[LED2].port = GPIOF;
 8013482:	4b13      	ldr	r3, [pc, #76]	; (80134d0 <LED_init+0x70>)
 8013484:	4a13      	ldr	r2, [pc, #76]	; (80134d4 <LED_init+0x74>)
 8013486:	611a      	str	r2, [r3, #16]

		LED_series.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8013488:	4b11      	ldr	r3, [pc, #68]	; (80134d0 <LED_init+0x70>)
 801348a:	2220      	movs	r2, #32
 801348c:	61da      	str	r2, [r3, #28]
		LED_series.LEDs[LED3].port = GPIOF;
 801348e:	4b10      	ldr	r3, [pc, #64]	; (80134d0 <LED_init+0x70>)
 8013490:	4a10      	ldr	r2, [pc, #64]	; (80134d4 <LED_init+0x74>)
 8013492:	619a      	str	r2, [r3, #24]

		// LEDs on port C
		LED_series.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8013494:	4b0e      	ldr	r3, [pc, #56]	; (80134d0 <LED_init+0x70>)
 8013496:	2201      	movs	r2, #1
 8013498:	625a      	str	r2, [r3, #36]	; 0x24
		LED_series.LEDs[LED4].port = GPIOC;
 801349a:	4b0d      	ldr	r3, [pc, #52]	; (80134d0 <LED_init+0x70>)
 801349c:	4a0e      	ldr	r2, [pc, #56]	; (80134d8 <LED_init+0x78>)
 801349e:	621a      	str	r2, [r3, #32]

		LED_series.LEDs[LED5].pin = LL_GPIO_PIN_1;
 80134a0:	4b0b      	ldr	r3, [pc, #44]	; (80134d0 <LED_init+0x70>)
 80134a2:	2202      	movs	r2, #2
 80134a4:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_series.LEDs[LED5].port = GPIOC;
 80134a6:	4b0a      	ldr	r3, [pc, #40]	; (80134d0 <LED_init+0x70>)
 80134a8:	4a0b      	ldr	r2, [pc, #44]	; (80134d8 <LED_init+0x78>)
 80134aa:	629a      	str	r2, [r3, #40]	; 0x28

		LED_series.LEDs[LED6].pin = LL_GPIO_PIN_2;
 80134ac:	4b08      	ldr	r3, [pc, #32]	; (80134d0 <LED_init+0x70>)
 80134ae:	2204      	movs	r2, #4
 80134b0:	635a      	str	r2, [r3, #52]	; 0x34
		LED_series.LEDs[LED6].port = GPIOC;
 80134b2:	4b07      	ldr	r3, [pc, #28]	; (80134d0 <LED_init+0x70>)
 80134b4:	4a08      	ldr	r2, [pc, #32]	; (80134d8 <LED_init+0x78>)
 80134b6:	631a      	str	r2, [r3, #48]	; 0x30

		LED_series.LEDs[LED7].pin = LL_GPIO_PIN_3;
 80134b8:	4b05      	ldr	r3, [pc, #20]	; (80134d0 <LED_init+0x70>)
 80134ba:	2208      	movs	r2, #8
 80134bc:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_series.LEDs[LED7].port = GPIOC;
 80134be:	4b04      	ldr	r3, [pc, #16]	; (80134d0 <LED_init+0x70>)
 80134c0:	4a05      	ldr	r2, [pc, #20]	; (80134d8 <LED_init+0x78>)
 80134c2:	639a      	str	r2, [r3, #56]	; 0x38


	// 2. Set LED default states

		// Put all LEDs in their default "off" state. Use the LEDs_write() function.
		LEDs_write(0x00);
 80134c4:	2000      	movs	r0, #0
 80134c6:	f000 f891 	bl	80135ec <LEDs_write>

}
 80134ca:	bf00      	nop
 80134cc:	bd80      	pop	{r7, pc}
 80134ce:	bf00      	nop
 80134d0:	20000ba8 	.word	0x20000ba8
 80134d4:	48001400 	.word	0x48001400
 80134d8:	48000800 	.word	0x48000800

080134dc <LED_set>:



// Set the LED state according to the given parameter.
void LED_set(LEDs_enum_t LEDn, uint8_t state)
{
 80134dc:	b580      	push	{r7, lr}
 80134de:	b082      	sub	sp, #8
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	4603      	mov	r3, r0
 80134e4:	460a      	mov	r2, r1
 80134e6:	71fb      	strb	r3, [r7, #7]
 80134e8:	4613      	mov	r3, r2
 80134ea:	71bb      	strb	r3, [r7, #6]
	if (state)
 80134ec:	79bb      	ldrb	r3, [r7, #6]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d00d      	beq.n	801350e <LED_set+0x32>
		LL_GPIO_SetOutputPin( LED_series.LEDs[LEDn].port, LED_series.LEDs[LEDn].pin);
 80134f2:	79fb      	ldrb	r3, [r7, #7]
 80134f4:	4a0e      	ldr	r2, [pc, #56]	; (8013530 <LED_set+0x54>)
 80134f6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80134fa:	79fb      	ldrb	r3, [r7, #7]
 80134fc:	490c      	ldr	r1, [pc, #48]	; (8013530 <LED_set+0x54>)
 80134fe:	00db      	lsls	r3, r3, #3
 8013500:	440b      	add	r3, r1
 8013502:	685b      	ldr	r3, [r3, #4]
 8013504:	4619      	mov	r1, r3
 8013506:	4610      	mov	r0, r2
 8013508:	f7ff ff8d 	bl	8013426 <LL_GPIO_SetOutputPin>
	else
		LL_GPIO_ResetOutputPin( LED_series.LEDs[LEDn].port, LED_series.LEDs[LEDn].pin);
}
 801350c:	e00c      	b.n	8013528 <LED_set+0x4c>
		LL_GPIO_ResetOutputPin( LED_series.LEDs[LEDn].port, LED_series.LEDs[LEDn].pin);
 801350e:	79fb      	ldrb	r3, [r7, #7]
 8013510:	4a07      	ldr	r2, [pc, #28]	; (8013530 <LED_set+0x54>)
 8013512:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8013516:	79fb      	ldrb	r3, [r7, #7]
 8013518:	4905      	ldr	r1, [pc, #20]	; (8013530 <LED_set+0x54>)
 801351a:	00db      	lsls	r3, r3, #3
 801351c:	440b      	add	r3, r1
 801351e:	685b      	ldr	r3, [r3, #4]
 8013520:	4619      	mov	r1, r3
 8013522:	4610      	mov	r0, r2
 8013524:	f7ff ff8d 	bl	8013442 <LL_GPIO_ResetOutputPin>
}
 8013528:	bf00      	nop
 801352a:	3708      	adds	r7, #8
 801352c:	46bd      	mov	sp, r7
 801352e:	bd80      	pop	{r7, pc}
 8013530:	20000ba8 	.word	0x20000ba8

08013534 <LEDs_on>:

// ---- Using bitmasks ------


void LEDs_on(uint8_t LED_bitmask)
{
 8013534:	b580      	push	{r7, lr}
 8013536:	b084      	sub	sp, #16
 8013538:	af00      	add	r7, sp, #0
 801353a:	4603      	mov	r3, r0
 801353c:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 801353e:	2301      	movs	r3, #1
 8013540:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8013542:	2300      	movs	r3, #0
 8013544:	73bb      	strb	r3, [r7, #14]
 8013546:	e018      	b.n	801357a <LEDs_on+0x46>
	{
		if ( LED_bitmask & bitmask )
 8013548:	79fa      	ldrb	r2, [r7, #7]
 801354a:	7bfb      	ldrb	r3, [r7, #15]
 801354c:	4013      	ands	r3, r2
 801354e:	b2db      	uxtb	r3, r3
 8013550:	2b00      	cmp	r3, #0
 8013552:	d00c      	beq.n	801356e <LEDs_on+0x3a>
			LL_GPIO_SetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 8013554:	7bbb      	ldrb	r3, [r7, #14]
 8013556:	4a0d      	ldr	r2, [pc, #52]	; (801358c <LEDs_on+0x58>)
 8013558:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801355c:	7bbb      	ldrb	r3, [r7, #14]
 801355e:	490b      	ldr	r1, [pc, #44]	; (801358c <LEDs_on+0x58>)
 8013560:	00db      	lsls	r3, r3, #3
 8013562:	440b      	add	r3, r1
 8013564:	685b      	ldr	r3, [r3, #4]
 8013566:	4619      	mov	r1, r3
 8013568:	4610      	mov	r0, r2
 801356a:	f7ff ff5c 	bl	8013426 <LL_GPIO_SetOutputPin>

		bitmask <<= 1;
 801356e:	7bfb      	ldrb	r3, [r7, #15]
 8013570:	005b      	lsls	r3, r3, #1
 8013572:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8013574:	7bbb      	ldrb	r3, [r7, #14]
 8013576:	3301      	adds	r3, #1
 8013578:	73bb      	strb	r3, [r7, #14]
 801357a:	7bbb      	ldrb	r3, [r7, #14]
 801357c:	2b07      	cmp	r3, #7
 801357e:	d9e3      	bls.n	8013548 <LEDs_on+0x14>
	}
}
 8013580:	bf00      	nop
 8013582:	bf00      	nop
 8013584:	3710      	adds	r7, #16
 8013586:	46bd      	mov	sp, r7
 8013588:	bd80      	pop	{r7, pc}
 801358a:	bf00      	nop
 801358c:	20000ba8 	.word	0x20000ba8

08013590 <LEDs_off>:


void LEDs_off(uint8_t LED_bitmask)
{
 8013590:	b580      	push	{r7, lr}
 8013592:	b084      	sub	sp, #16
 8013594:	af00      	add	r7, sp, #0
 8013596:	4603      	mov	r3, r0
 8013598:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 801359a:	2301      	movs	r3, #1
 801359c:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 801359e:	2300      	movs	r3, #0
 80135a0:	73bb      	strb	r3, [r7, #14]
 80135a2:	e018      	b.n	80135d6 <LEDs_off+0x46>
	{
		if ( LED_bitmask & bitmask )
 80135a4:	79fa      	ldrb	r2, [r7, #7]
 80135a6:	7bfb      	ldrb	r3, [r7, #15]
 80135a8:	4013      	ands	r3, r2
 80135aa:	b2db      	uxtb	r3, r3
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d00c      	beq.n	80135ca <LEDs_off+0x3a>
			LL_GPIO_ResetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 80135b0:	7bbb      	ldrb	r3, [r7, #14]
 80135b2:	4a0d      	ldr	r2, [pc, #52]	; (80135e8 <LEDs_off+0x58>)
 80135b4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80135b8:	7bbb      	ldrb	r3, [r7, #14]
 80135ba:	490b      	ldr	r1, [pc, #44]	; (80135e8 <LEDs_off+0x58>)
 80135bc:	00db      	lsls	r3, r3, #3
 80135be:	440b      	add	r3, r1
 80135c0:	685b      	ldr	r3, [r3, #4]
 80135c2:	4619      	mov	r1, r3
 80135c4:	4610      	mov	r0, r2
 80135c6:	f7ff ff3c 	bl	8013442 <LL_GPIO_ResetOutputPin>

		bitmask <<= 1;
 80135ca:	7bfb      	ldrb	r3, [r7, #15]
 80135cc:	005b      	lsls	r3, r3, #1
 80135ce:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80135d0:	7bbb      	ldrb	r3, [r7, #14]
 80135d2:	3301      	adds	r3, #1
 80135d4:	73bb      	strb	r3, [r7, #14]
 80135d6:	7bbb      	ldrb	r3, [r7, #14]
 80135d8:	2b07      	cmp	r3, #7
 80135da:	d9e3      	bls.n	80135a4 <LEDs_off+0x14>
	}
}
 80135dc:	bf00      	nop
 80135de:	bf00      	nop
 80135e0:	3710      	adds	r7, #16
 80135e2:	46bd      	mov	sp, r7
 80135e4:	bd80      	pop	{r7, pc}
 80135e6:	bf00      	nop
 80135e8:	20000ba8 	.word	0x20000ba8

080135ec <LEDs_write>:


// --- Using values -----

void LEDs_write(uint8_t value)
{
 80135ec:	b580      	push	{r7, lr}
 80135ee:	b084      	sub	sp, #16
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	4603      	mov	r3, r0
 80135f4:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 80135f6:	2301      	movs	r3, #1
 80135f8:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 80135fa:	2300      	movs	r3, #0
 80135fc:	73bb      	strb	r3, [r7, #14]
 80135fe:	e026      	b.n	801364e <LEDs_write+0x62>
	{
		if (value & bitmask)
 8013600:	79fa      	ldrb	r2, [r7, #7]
 8013602:	7bfb      	ldrb	r3, [r7, #15]
 8013604:	4013      	ands	r3, r2
 8013606:	b2db      	uxtb	r3, r3
 8013608:	2b00      	cmp	r3, #0
 801360a:	d00d      	beq.n	8013628 <LEDs_write+0x3c>
			LL_GPIO_SetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 801360c:	7bbb      	ldrb	r3, [r7, #14]
 801360e:	4a14      	ldr	r2, [pc, #80]	; (8013660 <LEDs_write+0x74>)
 8013610:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8013614:	7bbb      	ldrb	r3, [r7, #14]
 8013616:	4912      	ldr	r1, [pc, #72]	; (8013660 <LEDs_write+0x74>)
 8013618:	00db      	lsls	r3, r3, #3
 801361a:	440b      	add	r3, r1
 801361c:	685b      	ldr	r3, [r3, #4]
 801361e:	4619      	mov	r1, r3
 8013620:	4610      	mov	r0, r2
 8013622:	f7ff ff00 	bl	8013426 <LL_GPIO_SetOutputPin>
 8013626:	e00c      	b.n	8013642 <LEDs_write+0x56>
		else
			LL_GPIO_ResetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 8013628:	7bbb      	ldrb	r3, [r7, #14]
 801362a:	4a0d      	ldr	r2, [pc, #52]	; (8013660 <LEDs_write+0x74>)
 801362c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8013630:	7bbb      	ldrb	r3, [r7, #14]
 8013632:	490b      	ldr	r1, [pc, #44]	; (8013660 <LEDs_write+0x74>)
 8013634:	00db      	lsls	r3, r3, #3
 8013636:	440b      	add	r3, r1
 8013638:	685b      	ldr	r3, [r3, #4]
 801363a:	4619      	mov	r1, r3
 801363c:	4610      	mov	r0, r2
 801363e:	f7ff ff00 	bl	8013442 <LL_GPIO_ResetOutputPin>

		bitmask <<= 1;
 8013642:	7bfb      	ldrb	r3, [r7, #15]
 8013644:	005b      	lsls	r3, r3, #1
 8013646:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8013648:	7bbb      	ldrb	r3, [r7, #14]
 801364a:	3301      	adds	r3, #1
 801364c:	73bb      	strb	r3, [r7, #14]
 801364e:	7bbb      	ldrb	r3, [r7, #14]
 8013650:	2b07      	cmp	r3, #7
 8013652:	d9d5      	bls.n	8013600 <LEDs_write+0x14>
	}
}
 8013654:	bf00      	nop
 8013656:	bf00      	nop
 8013658:	3710      	adds	r7, #16
 801365a:	46bd      	mov	sp, r7
 801365c:	bd80      	pop	{r7, pc}
 801365e:	bf00      	nop
 8013660:	20000ba8 	.word	0x20000ba8

08013664 <LL_USART_IsActiveFlag_TC>:
{
 8013664:	b480      	push	{r7}
 8013666:	b083      	sub	sp, #12
 8013668:	af00      	add	r7, sp, #0
 801366a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	69db      	ldr	r3, [r3, #28]
 8013670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013674:	2b40      	cmp	r3, #64	; 0x40
 8013676:	d101      	bne.n	801367c <LL_USART_IsActiveFlag_TC+0x18>
 8013678:	2301      	movs	r3, #1
 801367a:	e000      	b.n	801367e <LL_USART_IsActiveFlag_TC+0x1a>
 801367c:	2300      	movs	r3, #0
}
 801367e:	4618      	mov	r0, r3
 8013680:	370c      	adds	r7, #12
 8013682:	46bd      	mov	sp, r7
 8013684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013688:	4770      	bx	lr

0801368a <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 801368a:	b480      	push	{r7}
 801368c:	b089      	sub	sp, #36	; 0x24
 801368e:	af00      	add	r7, sp, #0
 8013690:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013696:	68fb      	ldr	r3, [r7, #12]
 8013698:	e853 3f00 	ldrex	r3, [r3]
 801369c:	60bb      	str	r3, [r7, #8]
   return(result);
 801369e:	68bb      	ldr	r3, [r7, #8]
 80136a0:	f043 0320 	orr.w	r3, r3, #32
 80136a4:	61fb      	str	r3, [r7, #28]
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	69fa      	ldr	r2, [r7, #28]
 80136aa:	61ba      	str	r2, [r7, #24]
 80136ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136ae:	6979      	ldr	r1, [r7, #20]
 80136b0:	69ba      	ldr	r2, [r7, #24]
 80136b2:	e841 2300 	strex	r3, r2, [r1]
 80136b6:	613b      	str	r3, [r7, #16]
   return(result);
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d1e9      	bne.n	8013692 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 80136be:	bf00      	nop
 80136c0:	bf00      	nop
 80136c2:	3724      	adds	r7, #36	; 0x24
 80136c4:	46bd      	mov	sp, r7
 80136c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ca:	4770      	bx	lr

080136cc <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80136cc:	b480      	push	{r7}
 80136ce:	b083      	sub	sp, #12
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
 80136d4:	460b      	mov	r3, r1
 80136d6:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80136d8:	78fa      	ldrb	r2, [r7, #3]
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80136de:	bf00      	nop
 80136e0:	370c      	adds	r7, #12
 80136e2:	46bd      	mov	sp, r7
 80136e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136e8:	4770      	bx	lr
	...

080136ec <SCI_init>:


// -------------- Public function implementations --------------

void SCI_init(void)
{
 80136ec:	b580      	push	{r7, lr}
 80136ee:	af00      	add	r7, sp, #0
	// 1. Specify which USARTx instance is going to be used to implement the SCI.
		SCI.USART = USART3;
 80136f0:	4b0e      	ldr	r3, [pc, #56]	; (801372c <SCI_init+0x40>)
 80136f2:	4a0f      	ldr	r2, [pc, #60]	; (8013730 <SCI_init+0x44>)
 80136f4:	601a      	str	r2, [r3, #0]

	// 2. printf() customization
		// Initialize the printf() buffer to zero length
		// to achieve the best response time.
		setvbuf(stdout, NULL, _IONBF, 0);
 80136f6:	4b0f      	ldr	r3, [pc, #60]	; (8013734 <SCI_init+0x48>)
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	6898      	ldr	r0, [r3, #8]
 80136fc:	2300      	movs	r3, #0
 80136fe:	2202      	movs	r2, #2
 8013700:	2100      	movs	r1, #0
 8013702:	f001 ff69 	bl	80155d8 <setvbuf>
		// _IONBF -> Do not use a buffer: send output directly to the host system for the file or
		// stream identified by fp.


	// 3. Initialize the SCI buffers (RX and TX)
		BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);
 8013706:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 801370a:	490b      	ldr	r1, [pc, #44]	; (8013738 <SCI_init+0x4c>)
 801370c:	480b      	ldr	r0, [pc, #44]	; (801373c <SCI_init+0x50>)
 801370e:	f000 f89a 	bl	8013846 <BUF_init>
		BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);
 8013712:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8013716:	490a      	ldr	r1, [pc, #40]	; (8013740 <SCI_init+0x54>)
 8013718:	480a      	ldr	r0, [pc, #40]	; (8013744 <SCI_init+0x58>)
 801371a:	f000 f894 	bl	8013846 <BUF_init>


    // 4. Initialize the USART interrupts
		LL_USART_EnableIT_RXNE_RXFNE(SCI.USART);
 801371e:	4b03      	ldr	r3, [pc, #12]	; (801372c <SCI_init+0x40>)
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	4618      	mov	r0, r3
 8013724:	f7ff ffb1 	bl	801368a <LL_USART_EnableIT_RXNE_RXFNE>

		// Mind that the RXNE IRQ is always on, while the TX IRQ should be enabled
		// only if there is some data to be transmitted.

}
 8013728:	bf00      	nop
 801372a:	bd80      	pop	{r7, pc}
 801372c:	20000be8 	.word	0x20000be8
 8013730:	40004800 	.word	0x40004800
 8013734:	20000194 	.word	0x20000194
 8013738:	20000bec 	.word	0x20000bec
 801373c:	20000de0 	.word	0x20000de0
 8013740:	20000df8 	.word	0x20000df8
 8013744:	20000fec 	.word	0x20000fec

08013748 <SCI_send_char>:

// ------ Sending one byte -------

// Send one character (useful when working with text strings).
void SCI_send_char(char c)
{
 8013748:	b580      	push	{r7, lr}
 801374a:	b082      	sub	sp, #8
 801374c:	af00      	add	r7, sp, #0
 801374e:	4603      	mov	r3, r0
 8013750:	71fb      	strb	r3, [r7, #7]
	// make sure that the previous transmission is complete
	while( !LL_USART_IsActiveFlag_TC(SCI.USART) );
 8013752:	bf00      	nop
 8013754:	4b09      	ldr	r3, [pc, #36]	; (801377c <SCI_send_char+0x34>)
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	4618      	mov	r0, r3
 801375a:	f7ff ff83 	bl	8013664 <LL_USART_IsActiveFlag_TC>
 801375e:	4603      	mov	r3, r0
 8013760:	2b00      	cmp	r3, #0
 8013762:	d0f7      	beq.n	8013754 <SCI_send_char+0xc>

	// and then send the character
	LL_USART_TransmitData8(SCI.USART, c);
 8013764:	4b05      	ldr	r3, [pc, #20]	; (801377c <SCI_send_char+0x34>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	79fa      	ldrb	r2, [r7, #7]
 801376a:	4611      	mov	r1, r2
 801376c:	4618      	mov	r0, r3
 801376e:	f7ff ffad 	bl	80136cc <LL_USART_TransmitData8>

}
 8013772:	bf00      	nop
 8013774:	3708      	adds	r7, #8
 8013776:	46bd      	mov	sp, r7
 8013778:	bd80      	pop	{r7, pc}
 801377a:	bf00      	nop
 801377c:	20000be8 	.word	0x20000be8

08013780 <SCI_send_byte>:


// Send one byte (useful when working with binary data).
void SCI_send_byte(uint8_t data)
{
 8013780:	b580      	push	{r7, lr}
 8013782:	b082      	sub	sp, #8
 8013784:	af00      	add	r7, sp, #0
 8013786:	4603      	mov	r3, r0
 8013788:	71fb      	strb	r3, [r7, #7]
	// make sure that the previous transmission is complete
	while( !LL_USART_IsActiveFlag_TC(SCI.USART) );
 801378a:	bf00      	nop
 801378c:	4b09      	ldr	r3, [pc, #36]	; (80137b4 <SCI_send_byte+0x34>)
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	4618      	mov	r0, r3
 8013792:	f7ff ff67 	bl	8013664 <LL_USART_IsActiveFlag_TC>
 8013796:	4603      	mov	r3, r0
 8013798:	2b00      	cmp	r3, #0
 801379a:	d0f7      	beq.n	801378c <SCI_send_byte+0xc>

	// and then send the byte
	LL_USART_TransmitData8(SCI.USART, data);
 801379c:	4b05      	ldr	r3, [pc, #20]	; (80137b4 <SCI_send_byte+0x34>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	79fa      	ldrb	r2, [r7, #7]
 80137a2:	4611      	mov	r1, r2
 80137a4:	4618      	mov	r0, r3
 80137a6:	f7ff ff91 	bl	80136cc <LL_USART_TransmitData8>
}
 80137aa:	bf00      	nop
 80137ac:	3708      	adds	r7, #8
 80137ae:	46bd      	mov	sp, r7
 80137b0:	bd80      	pop	{r7, pc}
 80137b2:	bf00      	nop
 80137b4:	20000be8 	.word	0x20000be8

080137b8 <SCI_send_string>:

// ------ Sending more bytes -------

// Send a string of characters.
void SCI_send_string(char *str)
{
 80137b8:	b580      	push	{r7, lr}
 80137ba:	b084      	sub	sp, #16
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
 80137c0:	2300      	movs	r3, #0
 80137c2:	60fb      	str	r3, [r7, #12]

	// send character by character until "0" value is reached
	while(str[i] != 0)
 80137c4:	e009      	b.n	80137da <SCI_send_string+0x22>
	{
		SCI_send_char( str[i] );
 80137c6:	687a      	ldr	r2, [r7, #4]
 80137c8:	68fb      	ldr	r3, [r7, #12]
 80137ca:	4413      	add	r3, r2
 80137cc:	781b      	ldrb	r3, [r3, #0]
 80137ce:	4618      	mov	r0, r3
 80137d0:	f7ff ffba 	bl	8013748 <SCI_send_char>
		i++;
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	3301      	adds	r3, #1
 80137d8:	60fb      	str	r3, [r7, #12]
	while(str[i] != 0)
 80137da:	687a      	ldr	r2, [r7, #4]
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	4413      	add	r3, r2
 80137e0:	781b      	ldrb	r3, [r3, #0]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d1ef      	bne.n	80137c6 <SCI_send_string+0xe>
	}


}
 80137e6:	bf00      	nop
 80137e8:	bf00      	nop
 80137ea:	3710      	adds	r7, #16
 80137ec:	46bd      	mov	sp, r7
 80137ee:	bd80      	pop	{r7, pc}

080137f0 <SCI_send_bytes>:

// Send several bytes from a given location
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 80137f0:	b580      	push	{r7, lr}
 80137f2:	b084      	sub	sp, #16
 80137f4:	af00      	add	r7, sp, #0
 80137f6:	6078      	str	r0, [r7, #4]
 80137f8:	6039      	str	r1, [r7, #0]
	for(uint32_t i=0; i < size ; i++ )
 80137fa:	2300      	movs	r3, #0
 80137fc:	60fb      	str	r3, [r7, #12]
 80137fe:	e009      	b.n	8013814 <SCI_send_bytes+0x24>
	{
		SCI_send_byte( data[i] );
 8013800:	687a      	ldr	r2, [r7, #4]
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	4413      	add	r3, r2
 8013806:	781b      	ldrb	r3, [r3, #0]
 8013808:	4618      	mov	r0, r3
 801380a:	f7ff ffb9 	bl	8013780 <SCI_send_byte>
	for(uint32_t i=0; i < size ; i++ )
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	3301      	adds	r3, #1
 8013812:	60fb      	str	r3, [r7, #12]
 8013814:	68fa      	ldr	r2, [r7, #12]
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	429a      	cmp	r2, r3
 801381a:	d3f1      	bcc.n	8013800 <SCI_send_bytes+0x10>
	}
}
 801381c:	bf00      	nop
 801381e:	bf00      	nop
 8013820:	3710      	adds	r7, #16
 8013822:	46bd      	mov	sp, r7
 8013824:	bd80      	pop	{r7, pc}

08013826 <_write>:

// ----------- printf() customization ----------

// Implement a customized _write() function for the printf() function
int _write(int file, char *ptr, int len)
{
 8013826:	b580      	push	{r7, lr}
 8013828:	b084      	sub	sp, #16
 801382a:	af00      	add	r7, sp, #0
 801382c:	60f8      	str	r0, [r7, #12]
 801382e:	60b9      	str	r1, [r7, #8]
 8013830:	607a      	str	r2, [r7, #4]
	SCI_send_bytes( (uint8_t*)ptr, (uint32_t) len);
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	4619      	mov	r1, r3
 8013836:	68b8      	ldr	r0, [r7, #8]
 8013838:	f7ff ffda 	bl	80137f0 <SCI_send_bytes>

	return len;
 801383c:	687b      	ldr	r3, [r7, #4]
}
 801383e:	4618      	mov	r0, r3
 8013840:	3710      	adds	r7, #16
 8013842:	46bd      	mov	sp, r7
 8013844:	bd80      	pop	{r7, pc}

08013846 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(BUF_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8013846:	b580      	push	{r7, lr}
 8013848:	b084      	sub	sp, #16
 801384a:	af00      	add	r7, sp, #0
 801384c:	60f8      	str	r0, [r7, #12]
 801384e:	60b9      	str	r1, [r7, #8]
 8013850:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	68ba      	ldr	r2, [r7, #8]
 8013856:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	687a      	ldr	r2, [r7, #4]
 801385c:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 801385e:	68f8      	ldr	r0, [r7, #12]
 8013860:	f000 f804 	bl	801386c <BUF_flush>
}
 8013864:	bf00      	nop
 8013866:	3710      	adds	r7, #16
 8013868:	46bd      	mov	sp, r7
 801386a:	bd80      	pop	{r7, pc}

0801386c <BUF_flush>:


buf_rtrn_codes_t BUF_flush(BUF_handle_t *buf_handle)
{
 801386c:	b480      	push	{r7}
 801386e:	b083      	sub	sp, #12
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2200      	movs	r2, #0
 8013878:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	2200      	movs	r2, #0
 801387e:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	2200      	movs	r2, #0
 8013884:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	685a      	ldr	r2, [r3, #4]
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 801388e:	2300      	movs	r3, #0
}
 8013890:	4618      	mov	r0, r3
 8013892:	370c      	adds	r7, #12
 8013894:	46bd      	mov	sp, r7
 8013896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389a:	4770      	bx	lr

0801389c <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(BUF_handle_t *buf_handle, uint8_t data)
{
 801389c:	b480      	push	{r7}
 801389e:	b083      	sub	sp, #12
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
 80138a4:	460b      	mov	r3, r1
 80138a6:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	691a      	ldr	r2, [r3, #16]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	685b      	ldr	r3, [r3, #4]
 80138b0:	429a      	cmp	r2, r3
 80138b2:	d301      	bcc.n	80138b8 <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 80138b4:	2301      	movs	r3, #1
 80138b6:	e02a      	b.n	801390e <BUF_store_byte+0x72>
	}
	else
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	691b      	ldr	r3, [r3, #16]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d106      	bne.n	80138ce <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	2200      	movs	r2, #0
 80138c4:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	2200      	movs	r2, #0
 80138ca:	609a      	str	r2, [r3, #8]
 80138cc:	e00d      	b.n	80138ea <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	689b      	ldr	r3, [r3, #8]
 80138d2:	1c5a      	adds	r2, r3, #1
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	689a      	ldr	r2, [r3, #8]
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	685b      	ldr	r3, [r3, #4]
 80138e0:	429a      	cmp	r2, r3
 80138e2:	d302      	bcc.n	80138ea <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	2200      	movs	r2, #0
 80138e8:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	681a      	ldr	r2, [r3, #0]
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	689b      	ldr	r3, [r3, #8]
 80138f2:	4413      	add	r3, r2
 80138f4:	78fa      	ldrb	r2, [r7, #3]
 80138f6:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	691b      	ldr	r3, [r3, #16]
 80138fc:	1c5a      	adds	r2, r3, #1
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	695b      	ldr	r3, [r3, #20]
 8013906:	1e5a      	subs	r2, r3, #1
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 801390c:	2300      	movs	r3, #0
	}

}
 801390e:	4618      	mov	r0, r3
 8013910:	370c      	adds	r7, #12
 8013912:	46bd      	mov	sp, r7
 8013914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013918:	4770      	bx	lr

0801391a <LL_GPIO_IsInputPinSet>:
{
 801391a:	b480      	push	{r7}
 801391c:	b083      	sub	sp, #12
 801391e:	af00      	add	r7, sp, #0
 8013920:	6078      	str	r0, [r7, #4]
 8013922:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	691a      	ldr	r2, [r3, #16]
 8013928:	683b      	ldr	r3, [r7, #0]
 801392a:	4013      	ands	r3, r2
 801392c:	683a      	ldr	r2, [r7, #0]
 801392e:	429a      	cmp	r2, r3
 8013930:	d101      	bne.n	8013936 <LL_GPIO_IsInputPinSet+0x1c>
 8013932:	2301      	movs	r3, #1
 8013934:	e000      	b.n	8013938 <LL_GPIO_IsInputPinSet+0x1e>
 8013936:	2300      	movs	r3, #0
}
 8013938:	4618      	mov	r0, r3
 801393a:	370c      	adds	r7, #12
 801393c:	46bd      	mov	sp, r7
 801393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013942:	4770      	bx	lr

08013944 <LL_TIM_EnableCounter>:
{
 8013944:	b480      	push	{r7}
 8013946:	b083      	sub	sp, #12
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	f043 0201 	orr.w	r2, r3, #1
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	601a      	str	r2, [r3, #0]
}
 8013958:	bf00      	nop
 801395a:	370c      	adds	r7, #12
 801395c:	46bd      	mov	sp, r7
 801395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013962:	4770      	bx	lr

08013964 <LL_TIM_EnableIT_UPDATE>:
{
 8013964:	b480      	push	{r7}
 8013966:	b083      	sub	sp, #12
 8013968:	af00      	add	r7, sp, #0
 801396a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	68db      	ldr	r3, [r3, #12]
 8013970:	f043 0201 	orr.w	r2, r3, #1
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	60da      	str	r2, [r3, #12]
}
 8013978:	bf00      	nop
 801397a:	370c      	adds	r7, #12
 801397c:	46bd      	mov	sp, r7
 801397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013982:	4770      	bx	lr

08013984 <KBD_init>:

// -------------- Public function implementations --------------


void KBD_init(void)
{
 8013984:	b580      	push	{r7, lr}
 8013986:	b082      	sub	sp, #8
 8013988:	af00      	add	r7, sp, #0
		// "Connect" the system buttons to the GPIO pins and ports
		// by correctly initializing the individual button handles.
		// Use GPIOn and LL_GPIO_PIN_n LL macros.

		// buttons on port C
		keyboard.buttons[BTN_OK].pin = LL_GPIO_PIN_15;
 801398a:	4b30      	ldr	r3, [pc, #192]	; (8013a4c <KBD_init+0xc8>)
 801398c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8013990:	605a      	str	r2, [r3, #4]
		keyboard.buttons[BTN_OK].port = GPIOC;
 8013992:	4b2e      	ldr	r3, [pc, #184]	; (8013a4c <KBD_init+0xc8>)
 8013994:	4a2e      	ldr	r2, [pc, #184]	; (8013a50 <KBD_init+0xcc>)
 8013996:	601a      	str	r2, [r3, #0]

		keyboard.buttons[BTN_ESC].pin = LL_GPIO_PIN_14;
 8013998:	4b2c      	ldr	r3, [pc, #176]	; (8013a4c <KBD_init+0xc8>)
 801399a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801399e:	611a      	str	r2, [r3, #16]
		keyboard.buttons[BTN_ESC].port = GPIOC;
 80139a0:	4b2a      	ldr	r3, [pc, #168]	; (8013a4c <KBD_init+0xc8>)
 80139a2:	4a2b      	ldr	r2, [pc, #172]	; (8013a50 <KBD_init+0xcc>)
 80139a4:	60da      	str	r2, [r3, #12]


		// buttons on port G
		keyboard.buttons[BTN_UP].pin = LL_GPIO_PIN_0;
 80139a6:	4b29      	ldr	r3, [pc, #164]	; (8013a4c <KBD_init+0xc8>)
 80139a8:	2201      	movs	r2, #1
 80139aa:	61da      	str	r2, [r3, #28]
		keyboard.buttons[BTN_UP].port = GPIOG;
 80139ac:	4b27      	ldr	r3, [pc, #156]	; (8013a4c <KBD_init+0xc8>)
 80139ae:	4a29      	ldr	r2, [pc, #164]	; (8013a54 <KBD_init+0xd0>)
 80139b0:	619a      	str	r2, [r3, #24]

		keyboard.buttons[BTN_DOWN].pin = LL_GPIO_PIN_1;
 80139b2:	4b26      	ldr	r3, [pc, #152]	; (8013a4c <KBD_init+0xc8>)
 80139b4:	2202      	movs	r2, #2
 80139b6:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[BTN_DOWN].port = GPIOG;
 80139b8:	4b24      	ldr	r3, [pc, #144]	; (8013a4c <KBD_init+0xc8>)
 80139ba:	4a26      	ldr	r2, [pc, #152]	; (8013a54 <KBD_init+0xd0>)
 80139bc:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[BTN_LEFT].pin = LL_GPIO_PIN_6;
 80139be:	4b23      	ldr	r3, [pc, #140]	; (8013a4c <KBD_init+0xc8>)
 80139c0:	2240      	movs	r2, #64	; 0x40
 80139c2:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[BTN_LEFT].port = GPIOG;
 80139c4:	4b21      	ldr	r3, [pc, #132]	; (8013a4c <KBD_init+0xc8>)
 80139c6:	4a23      	ldr	r2, [pc, #140]	; (8013a54 <KBD_init+0xd0>)
 80139c8:	63da      	str	r2, [r3, #60]	; 0x3c

		keyboard.buttons[BTN_RIGHT].pin = LL_GPIO_PIN_8;
 80139ca:	4b20      	ldr	r3, [pc, #128]	; (8013a4c <KBD_init+0xc8>)
 80139cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80139d0:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[BTN_RIGHT].port = GPIOG;
 80139d2:	4b1e      	ldr	r3, [pc, #120]	; (8013a4c <KBD_init+0xc8>)
 80139d4:	4a1f      	ldr	r2, [pc, #124]	; (8013a54 <KBD_init+0xd0>)
 80139d6:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[BTN_JOY].pin = LL_GPIO_PIN_13;
 80139d8:	4b1c      	ldr	r3, [pc, #112]	; (8013a4c <KBD_init+0xc8>)
 80139da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80139de:	64da      	str	r2, [r3, #76]	; 0x4c
		keyboard.buttons[BTN_JOY].port = GPIOC;
 80139e0:	4b1a      	ldr	r3, [pc, #104]	; (8013a4c <KBD_init+0xc8>)
 80139e2:	4a1b      	ldr	r2, [pc, #108]	; (8013a50 <KBD_init+0xcc>)
 80139e4:	649a      	str	r2, [r3, #72]	; 0x48

	// 2. initialize the default handle values on the system level
		for(int i=0; i < NUM_OF_BTNS; i++)
 80139e6:	2300      	movs	r3, #0
 80139e8:	607b      	str	r3, [r7, #4]
 80139ea:	e016      	b.n	8013a1a <KBD_init+0x96>
		{
			keyboard.buttons[i].state_new = BTN_VALUE_OFF;		// default button state is high due to the pull-up
 80139ec:	4917      	ldr	r1, [pc, #92]	; (8013a4c <KBD_init+0xc8>)
 80139ee:	687a      	ldr	r2, [r7, #4]
 80139f0:	4613      	mov	r3, r2
 80139f2:	005b      	lsls	r3, r3, #1
 80139f4:	4413      	add	r3, r2
 80139f6:	009b      	lsls	r3, r3, #2
 80139f8:	440b      	add	r3, r1
 80139fa:	3308      	adds	r3, #8
 80139fc:	2201      	movs	r2, #1
 80139fe:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_old = BTN_VALUE_OFF;		// default button state is high due to the pull-up
 8013a00:	4912      	ldr	r1, [pc, #72]	; (8013a4c <KBD_init+0xc8>)
 8013a02:	687a      	ldr	r2, [r7, #4]
 8013a04:	4613      	mov	r3, r2
 8013a06:	005b      	lsls	r3, r3, #1
 8013a08:	4413      	add	r3, r2
 8013a0a:	009b      	lsls	r3, r3, #2
 8013a0c:	440b      	add	r3, r1
 8013a0e:	3309      	adds	r3, #9
 8013a10:	2201      	movs	r2, #1
 8013a12:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTNS; i++)
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	3301      	adds	r3, #1
 8013a18:	607b      	str	r3, [r7, #4]
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	2b06      	cmp	r3, #6
 8013a1e:	dde5      	ble.n	80139ec <KBD_init+0x68>
		}


	// 3. initialize the keyboard buffer
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8013a20:	2220      	movs	r2, #32
 8013a22:	490d      	ldr	r1, [pc, #52]	; (8013a58 <KBD_init+0xd4>)
 8013a24:	480d      	ldr	r0, [pc, #52]	; (8013a5c <KBD_init+0xd8>)
 8013a26:	f7ff ff0e 	bl	8013846 <BUF_init>


	// 4. initialize the timer used to trigger keyboard scanning
		keyboard.timer = TIM6;						// define the timer used for keyboard scanning
 8013a2a:	4b08      	ldr	r3, [pc, #32]	; (8013a4c <KBD_init+0xc8>)
 8013a2c:	4a0c      	ldr	r2, [pc, #48]	; (8013a60 <KBD_init+0xdc>)
 8013a2e:	655a      	str	r2, [r3, #84]	; 0x54

		LL_TIM_EnableIT_UPDATE(keyboard.timer);		// enable the timer update interrupt
 8013a30:	4b06      	ldr	r3, [pc, #24]	; (8013a4c <KBD_init+0xc8>)
 8013a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a34:	4618      	mov	r0, r3
 8013a36:	f7ff ff95 	bl	8013964 <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(keyboard.timer);		// start the timer
 8013a3a:	4b04      	ldr	r3, [pc, #16]	; (8013a4c <KBD_init+0xc8>)
 8013a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013a3e:	4618      	mov	r0, r3
 8013a40:	f7ff ff80 	bl	8013944 <LL_TIM_EnableCounter>

}
 8013a44:	bf00      	nop
 8013a46:	3708      	adds	r7, #8
 8013a48:	46bd      	mov	sp, r7
 8013a4a:	bd80      	pop	{r7, pc}
 8013a4c:	20001004 	.word	0x20001004
 8013a50:	48000800 	.word	0x48000800
 8013a54:	48001800 	.word	0x48001800
 8013a58:	2000105c 	.word	0x2000105c
 8013a5c:	2000107c 	.word	0x2000107c
 8013a60:	40001000 	.word	0x40001000

08013a64 <KBD_scan>:


// Scan the current states of the keyboard buttons, determine which buttons
// were recently pressed and store this information in a keyboard buffer.
void KBD_scan(void)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b082      	sub	sp, #8
 8013a68:	af00      	add	r7, sp, #0
	// For each button, read the new state and determine if pressed.
	// If pressed, save that information in the keyboard buffer.
	// Note that the order in which the buttons are scanned for the pressing is the
	// order in which the button names were defined in BTNs_enum_t type. Hence, this
	// order also defines the button priority.
	for(int i=0; i < NUM_OF_BTNS; i++)
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	607b      	str	r3, [r7, #4]
 8013a6e:	e051      	b.n	8013b14 <KBD_scan+0xb0>
	{
		// The new state becomes the old state
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new;
 8013a70:	492c      	ldr	r1, [pc, #176]	; (8013b24 <KBD_scan+0xc0>)
 8013a72:	687a      	ldr	r2, [r7, #4]
 8013a74:	4613      	mov	r3, r2
 8013a76:	005b      	lsls	r3, r3, #1
 8013a78:	4413      	add	r3, r2
 8013a7a:	009b      	lsls	r3, r3, #2
 8013a7c:	440b      	add	r3, r1
 8013a7e:	3308      	adds	r3, #8
 8013a80:	7818      	ldrb	r0, [r3, #0]
 8013a82:	4928      	ldr	r1, [pc, #160]	; (8013b24 <KBD_scan+0xc0>)
 8013a84:	687a      	ldr	r2, [r7, #4]
 8013a86:	4613      	mov	r3, r2
 8013a88:	005b      	lsls	r3, r3, #1
 8013a8a:	4413      	add	r3, r2
 8013a8c:	009b      	lsls	r3, r3, #2
 8013a8e:	440b      	add	r3, r1
 8013a90:	3309      	adds	r3, #9
 8013a92:	4602      	mov	r2, r0
 8013a94:	701a      	strb	r2, [r3, #0]

		// and the new state is read from the GPIO pin.
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin );
 8013a96:	4923      	ldr	r1, [pc, #140]	; (8013b24 <KBD_scan+0xc0>)
 8013a98:	687a      	ldr	r2, [r7, #4]
 8013a9a:	4613      	mov	r3, r2
 8013a9c:	005b      	lsls	r3, r3, #1
 8013a9e:	4413      	add	r3, r2
 8013aa0:	009b      	lsls	r3, r3, #2
 8013aa2:	440b      	add	r3, r1
 8013aa4:	6818      	ldr	r0, [r3, #0]
 8013aa6:	491f      	ldr	r1, [pc, #124]	; (8013b24 <KBD_scan+0xc0>)
 8013aa8:	687a      	ldr	r2, [r7, #4]
 8013aaa:	4613      	mov	r3, r2
 8013aac:	005b      	lsls	r3, r3, #1
 8013aae:	4413      	add	r3, r2
 8013ab0:	009b      	lsls	r3, r3, #2
 8013ab2:	440b      	add	r3, r1
 8013ab4:	3304      	adds	r3, #4
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	4619      	mov	r1, r3
 8013aba:	f7ff ff2e 	bl	801391a <LL_GPIO_IsInputPinSet>
 8013abe:	4603      	mov	r3, r0
 8013ac0:	b2d8      	uxtb	r0, r3
 8013ac2:	4918      	ldr	r1, [pc, #96]	; (8013b24 <KBD_scan+0xc0>)
 8013ac4:	687a      	ldr	r2, [r7, #4]
 8013ac6:	4613      	mov	r3, r2
 8013ac8:	005b      	lsls	r3, r3, #1
 8013aca:	4413      	add	r3, r2
 8013acc:	009b      	lsls	r3, r3, #2
 8013ace:	440b      	add	r3, r1
 8013ad0:	3308      	adds	r3, #8
 8013ad2:	4602      	mov	r2, r0
 8013ad4:	701a      	strb	r2, [r3, #0]

		// If the old state is BTN_VALUE_OFF and the new state is BTN_VALUE_ON, then a change occurred and
		// the button was pressed.
		if (  ( keyboard.buttons[i].state_old == BTN_VALUE_OFF) && ( keyboard.buttons[i].state_new == BTN_VALUE_ON ) )
 8013ad6:	4913      	ldr	r1, [pc, #76]	; (8013b24 <KBD_scan+0xc0>)
 8013ad8:	687a      	ldr	r2, [r7, #4]
 8013ada:	4613      	mov	r3, r2
 8013adc:	005b      	lsls	r3, r3, #1
 8013ade:	4413      	add	r3, r2
 8013ae0:	009b      	lsls	r3, r3, #2
 8013ae2:	440b      	add	r3, r1
 8013ae4:	3309      	adds	r3, #9
 8013ae6:	781b      	ldrb	r3, [r3, #0]
 8013ae8:	2b01      	cmp	r3, #1
 8013aea:	d110      	bne.n	8013b0e <KBD_scan+0xaa>
 8013aec:	490d      	ldr	r1, [pc, #52]	; (8013b24 <KBD_scan+0xc0>)
 8013aee:	687a      	ldr	r2, [r7, #4]
 8013af0:	4613      	mov	r3, r2
 8013af2:	005b      	lsls	r3, r3, #1
 8013af4:	4413      	add	r3, r2
 8013af6:	009b      	lsls	r3, r3, #2
 8013af8:	440b      	add	r3, r1
 8013afa:	3308      	adds	r3, #8
 8013afc:	781b      	ldrb	r3, [r3, #0]
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d105      	bne.n	8013b0e <KBD_scan+0xaa>
		{

			// Save this information in the keyboard buffer.
			// We save the enumerated value that corresponds to the button pressed.
			BUF_store_byte(&kbd_buf_handle, i);
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	b2db      	uxtb	r3, r3
 8013b06:	4619      	mov	r1, r3
 8013b08:	4807      	ldr	r0, [pc, #28]	; (8013b28 <KBD_scan+0xc4>)
 8013b0a:	f7ff fec7 	bl	801389c <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTNS; i++)
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	3301      	adds	r3, #1
 8013b12:	607b      	str	r3, [r7, #4]
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	2b06      	cmp	r3, #6
 8013b18:	ddaa      	ble.n	8013a70 <KBD_scan+0xc>

		}

	}

}
 8013b1a:	bf00      	nop
 8013b1c:	bf00      	nop
 8013b1e:	3708      	adds	r7, #8
 8013b20:	46bd      	mov	sp, r7
 8013b22:	bd80      	pop	{r7, pc}
 8013b24:	20001004 	.word	0x20001004
 8013b28:	2000107c 	.word	0x2000107c

08013b2c <KBD_get_button_state>:
}


// Returns the current state of the button.
button_sig_value_t KBD_get_button_state(buttons_enum_t button)
{
 8013b2c:	b480      	push	{r7}
 8013b2e:	b083      	sub	sp, #12
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	4603      	mov	r3, r0
 8013b34:	71fb      	strb	r3, [r7, #7]
	return keyboard.buttons[button].state_new;
 8013b36:	79fa      	ldrb	r2, [r7, #7]
 8013b38:	4906      	ldr	r1, [pc, #24]	; (8013b54 <KBD_get_button_state+0x28>)
 8013b3a:	4613      	mov	r3, r2
 8013b3c:	005b      	lsls	r3, r3, #1
 8013b3e:	4413      	add	r3, r2
 8013b40:	009b      	lsls	r3, r3, #2
 8013b42:	440b      	add	r3, r1
 8013b44:	3308      	adds	r3, #8
 8013b46:	781b      	ldrb	r3, [r3, #0]
}
 8013b48:	4618      	mov	r0, r3
 8013b4a:	370c      	adds	r7, #12
 8013b4c:	46bd      	mov	sp, r7
 8013b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b52:	4770      	bx	lr
 8013b54:	20001004 	.word	0x20001004

08013b58 <KBD_scan_Callback>:

// ------- Interrupt callbacks  ---------


inline void KBD_scan_Callback(void)
{
 8013b58:	b580      	push	{r7, lr}
 8013b5a:	af00      	add	r7, sp, #0
	KBD_scan();
 8013b5c:	f7ff ff82 	bl	8013a64 <KBD_scan>
}
 8013b60:	bf00      	nop
 8013b62:	bd80      	pop	{r7, pc}

08013b64 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8013b64:	b580      	push	{r7, lr}
 8013b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8013b68:	2200      	movs	r2, #0
 8013b6a:	4912      	ldr	r1, [pc, #72]	; (8013bb4 <MX_USB_Device_Init+0x50>)
 8013b6c:	4812      	ldr	r0, [pc, #72]	; (8013bb8 <MX_USB_Device_Init+0x54>)
 8013b6e:	f7fe fb3b 	bl	80121e8 <USBD_Init>
 8013b72:	4603      	mov	r3, r0
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d001      	beq.n	8013b7c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8013b78:	f7ef fabf 	bl	80030fa <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8013b7c:	490f      	ldr	r1, [pc, #60]	; (8013bbc <MX_USB_Device_Init+0x58>)
 8013b7e:	480e      	ldr	r0, [pc, #56]	; (8013bb8 <MX_USB_Device_Init+0x54>)
 8013b80:	f7fe fb62 	bl	8012248 <USBD_RegisterClass>
 8013b84:	4603      	mov	r3, r0
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d001      	beq.n	8013b8e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8013b8a:	f7ef fab6 	bl	80030fa <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8013b8e:	490c      	ldr	r1, [pc, #48]	; (8013bc0 <MX_USB_Device_Init+0x5c>)
 8013b90:	4809      	ldr	r0, [pc, #36]	; (8013bb8 <MX_USB_Device_Init+0x54>)
 8013b92:	f7fe fa83 	bl	801209c <USBD_CDC_RegisterInterface>
 8013b96:	4603      	mov	r3, r0
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d001      	beq.n	8013ba0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8013b9c:	f7ef faad 	bl	80030fa <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8013ba0:	4805      	ldr	r0, [pc, #20]	; (8013bb8 <MX_USB_Device_Init+0x54>)
 8013ba2:	f7fe fb78 	bl	8012296 <USBD_Start>
 8013ba6:	4603      	mov	r3, r0
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d001      	beq.n	8013bb0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8013bac:	f7ef faa5 	bl	80030fa <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8013bb0:	bf00      	nop
 8013bb2:	bd80      	pop	{r7, pc}
 8013bb4:	20000140 	.word	0x20000140
 8013bb8:	20001094 	.word	0x20001094
 8013bbc:	20000028 	.word	0x20000028
 8013bc0:	2000012c 	.word	0x2000012c

08013bc4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013bc8:	2200      	movs	r2, #0
 8013bca:	4905      	ldr	r1, [pc, #20]	; (8013be0 <CDC_Init_FS+0x1c>)
 8013bcc:	4805      	ldr	r0, [pc, #20]	; (8013be4 <CDC_Init_FS+0x20>)
 8013bce:	f7fe fa7a 	bl	80120c6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013bd2:	4905      	ldr	r1, [pc, #20]	; (8013be8 <CDC_Init_FS+0x24>)
 8013bd4:	4803      	ldr	r0, [pc, #12]	; (8013be4 <CDC_Init_FS+0x20>)
 8013bd6:	f7fe fa94 	bl	8012102 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013bda:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013bdc:	4618      	mov	r0, r3
 8013bde:	bd80      	pop	{r7, pc}
 8013be0:	20001b64 	.word	0x20001b64
 8013be4:	20001094 	.word	0x20001094
 8013be8:	20001364 	.word	0x20001364

08013bec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013bec:	b480      	push	{r7}
 8013bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013bf0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013bf2:	4618      	mov	r0, r3
 8013bf4:	46bd      	mov	sp, r7
 8013bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfa:	4770      	bx	lr

08013bfc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013bfc:	b480      	push	{r7}
 8013bfe:	b083      	sub	sp, #12
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	4603      	mov	r3, r0
 8013c04:	6039      	str	r1, [r7, #0]
 8013c06:	71fb      	strb	r3, [r7, #7]
 8013c08:	4613      	mov	r3, r2
 8013c0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013c0c:	79fb      	ldrb	r3, [r7, #7]
 8013c0e:	2b23      	cmp	r3, #35	; 0x23
 8013c10:	d84a      	bhi.n	8013ca8 <CDC_Control_FS+0xac>
 8013c12:	a201      	add	r2, pc, #4	; (adr r2, 8013c18 <CDC_Control_FS+0x1c>)
 8013c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c18:	08013ca9 	.word	0x08013ca9
 8013c1c:	08013ca9 	.word	0x08013ca9
 8013c20:	08013ca9 	.word	0x08013ca9
 8013c24:	08013ca9 	.word	0x08013ca9
 8013c28:	08013ca9 	.word	0x08013ca9
 8013c2c:	08013ca9 	.word	0x08013ca9
 8013c30:	08013ca9 	.word	0x08013ca9
 8013c34:	08013ca9 	.word	0x08013ca9
 8013c38:	08013ca9 	.word	0x08013ca9
 8013c3c:	08013ca9 	.word	0x08013ca9
 8013c40:	08013ca9 	.word	0x08013ca9
 8013c44:	08013ca9 	.word	0x08013ca9
 8013c48:	08013ca9 	.word	0x08013ca9
 8013c4c:	08013ca9 	.word	0x08013ca9
 8013c50:	08013ca9 	.word	0x08013ca9
 8013c54:	08013ca9 	.word	0x08013ca9
 8013c58:	08013ca9 	.word	0x08013ca9
 8013c5c:	08013ca9 	.word	0x08013ca9
 8013c60:	08013ca9 	.word	0x08013ca9
 8013c64:	08013ca9 	.word	0x08013ca9
 8013c68:	08013ca9 	.word	0x08013ca9
 8013c6c:	08013ca9 	.word	0x08013ca9
 8013c70:	08013ca9 	.word	0x08013ca9
 8013c74:	08013ca9 	.word	0x08013ca9
 8013c78:	08013ca9 	.word	0x08013ca9
 8013c7c:	08013ca9 	.word	0x08013ca9
 8013c80:	08013ca9 	.word	0x08013ca9
 8013c84:	08013ca9 	.word	0x08013ca9
 8013c88:	08013ca9 	.word	0x08013ca9
 8013c8c:	08013ca9 	.word	0x08013ca9
 8013c90:	08013ca9 	.word	0x08013ca9
 8013c94:	08013ca9 	.word	0x08013ca9
 8013c98:	08013ca9 	.word	0x08013ca9
 8013c9c:	08013ca9 	.word	0x08013ca9
 8013ca0:	08013ca9 	.word	0x08013ca9
 8013ca4:	08013ca9 	.word	0x08013ca9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013ca8:	bf00      	nop
  }

  return (USBD_OK);
 8013caa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013cac:	4618      	mov	r0, r3
 8013cae:	370c      	adds	r7, #12
 8013cb0:	46bd      	mov	sp, r7
 8013cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb6:	4770      	bx	lr

08013cb8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b082      	sub	sp, #8
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
 8013cc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013cc2:	6879      	ldr	r1, [r7, #4]
 8013cc4:	4805      	ldr	r0, [pc, #20]	; (8013cdc <CDC_Receive_FS+0x24>)
 8013cc6:	f7fe fa1c 	bl	8012102 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013cca:	4804      	ldr	r0, [pc, #16]	; (8013cdc <CDC_Receive_FS+0x24>)
 8013ccc:	f7fe fa62 	bl	8012194 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013cd0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	3708      	adds	r7, #8
 8013cd6:	46bd      	mov	sp, r7
 8013cd8:	bd80      	pop	{r7, pc}
 8013cda:	bf00      	nop
 8013cdc:	20001094 	.word	0x20001094

08013ce0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b084      	sub	sp, #16
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
 8013ce8:	460b      	mov	r3, r1
 8013cea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013cec:	2300      	movs	r3, #0
 8013cee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013cf0:	4b0d      	ldr	r3, [pc, #52]	; (8013d28 <CDC_Transmit_FS+0x48>)
 8013cf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013cf6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013cf8:	68bb      	ldr	r3, [r7, #8]
 8013cfa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d001      	beq.n	8013d06 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013d02:	2301      	movs	r3, #1
 8013d04:	e00b      	b.n	8013d1e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013d06:	887b      	ldrh	r3, [r7, #2]
 8013d08:	461a      	mov	r2, r3
 8013d0a:	6879      	ldr	r1, [r7, #4]
 8013d0c:	4806      	ldr	r0, [pc, #24]	; (8013d28 <CDC_Transmit_FS+0x48>)
 8013d0e:	f7fe f9da 	bl	80120c6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013d12:	4805      	ldr	r0, [pc, #20]	; (8013d28 <CDC_Transmit_FS+0x48>)
 8013d14:	f7fe fa0e 	bl	8012134 <USBD_CDC_TransmitPacket>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d1e:	4618      	mov	r0, r3
 8013d20:	3710      	adds	r7, #16
 8013d22:	46bd      	mov	sp, r7
 8013d24:	bd80      	pop	{r7, pc}
 8013d26:	bf00      	nop
 8013d28:	20001094 	.word	0x20001094

08013d2c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013d2c:	b480      	push	{r7}
 8013d2e:	b087      	sub	sp, #28
 8013d30:	af00      	add	r7, sp, #0
 8013d32:	60f8      	str	r0, [r7, #12]
 8013d34:	60b9      	str	r1, [r7, #8]
 8013d36:	4613      	mov	r3, r2
 8013d38:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013d3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013d42:	4618      	mov	r0, r3
 8013d44:	371c      	adds	r7, #28
 8013d46:	46bd      	mov	sp, r7
 8013d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d4c:	4770      	bx	lr
	...

08013d50 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013d50:	b480      	push	{r7}
 8013d52:	b083      	sub	sp, #12
 8013d54:	af00      	add	r7, sp, #0
 8013d56:	4603      	mov	r3, r0
 8013d58:	6039      	str	r1, [r7, #0]
 8013d5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8013d5c:	683b      	ldr	r3, [r7, #0]
 8013d5e:	2212      	movs	r2, #18
 8013d60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8013d62:	4b03      	ldr	r3, [pc, #12]	; (8013d70 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8013d64:	4618      	mov	r0, r3
 8013d66:	370c      	adds	r7, #12
 8013d68:	46bd      	mov	sp, r7
 8013d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d6e:	4770      	bx	lr
 8013d70:	20000160 	.word	0x20000160

08013d74 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013d74:	b480      	push	{r7}
 8013d76:	b083      	sub	sp, #12
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	4603      	mov	r3, r0
 8013d7c:	6039      	str	r1, [r7, #0]
 8013d7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013d80:	683b      	ldr	r3, [r7, #0]
 8013d82:	2204      	movs	r2, #4
 8013d84:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013d86:	4b03      	ldr	r3, [pc, #12]	; (8013d94 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8013d88:	4618      	mov	r0, r3
 8013d8a:	370c      	adds	r7, #12
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d92:	4770      	bx	lr
 8013d94:	20000174 	.word	0x20000174

08013d98 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013d98:	b580      	push	{r7, lr}
 8013d9a:	b082      	sub	sp, #8
 8013d9c:	af00      	add	r7, sp, #0
 8013d9e:	4603      	mov	r3, r0
 8013da0:	6039      	str	r1, [r7, #0]
 8013da2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013da4:	79fb      	ldrb	r3, [r7, #7]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d105      	bne.n	8013db6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8013daa:	683a      	ldr	r2, [r7, #0]
 8013dac:	4907      	ldr	r1, [pc, #28]	; (8013dcc <USBD_CDC_ProductStrDescriptor+0x34>)
 8013dae:	4808      	ldr	r0, [pc, #32]	; (8013dd0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8013db0:	f7ff fa59 	bl	8013266 <USBD_GetString>
 8013db4:	e004      	b.n	8013dc0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8013db6:	683a      	ldr	r2, [r7, #0]
 8013db8:	4904      	ldr	r1, [pc, #16]	; (8013dcc <USBD_CDC_ProductStrDescriptor+0x34>)
 8013dba:	4805      	ldr	r0, [pc, #20]	; (8013dd0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8013dbc:	f7ff fa53 	bl	8013266 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013dc0:	4b02      	ldr	r3, [pc, #8]	; (8013dcc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	3708      	adds	r7, #8
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bd80      	pop	{r7, pc}
 8013dca:	bf00      	nop
 8013dcc:	20002364 	.word	0x20002364
 8013dd0:	080191dc 	.word	0x080191dc

08013dd4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	b082      	sub	sp, #8
 8013dd8:	af00      	add	r7, sp, #0
 8013dda:	4603      	mov	r3, r0
 8013ddc:	6039      	str	r1, [r7, #0]
 8013dde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013de0:	683a      	ldr	r2, [r7, #0]
 8013de2:	4904      	ldr	r1, [pc, #16]	; (8013df4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8013de4:	4804      	ldr	r0, [pc, #16]	; (8013df8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8013de6:	f7ff fa3e 	bl	8013266 <USBD_GetString>
  return USBD_StrDesc;
 8013dea:	4b02      	ldr	r3, [pc, #8]	; (8013df4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8013dec:	4618      	mov	r0, r3
 8013dee:	3708      	adds	r7, #8
 8013df0:	46bd      	mov	sp, r7
 8013df2:	bd80      	pop	{r7, pc}
 8013df4:	20002364 	.word	0x20002364
 8013df8:	080191f4 	.word	0x080191f4

08013dfc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b082      	sub	sp, #8
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	4603      	mov	r3, r0
 8013e04:	6039      	str	r1, [r7, #0]
 8013e06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013e08:	683b      	ldr	r3, [r7, #0]
 8013e0a:	221a      	movs	r2, #26
 8013e0c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013e0e:	f000 f843 	bl	8013e98 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8013e12:	4b02      	ldr	r3, [pc, #8]	; (8013e1c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8013e14:	4618      	mov	r0, r3
 8013e16:	3708      	adds	r7, #8
 8013e18:	46bd      	mov	sp, r7
 8013e1a:	bd80      	pop	{r7, pc}
 8013e1c:	20000178 	.word	0x20000178

08013e20 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e20:	b580      	push	{r7, lr}
 8013e22:	b082      	sub	sp, #8
 8013e24:	af00      	add	r7, sp, #0
 8013e26:	4603      	mov	r3, r0
 8013e28:	6039      	str	r1, [r7, #0]
 8013e2a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013e2c:	79fb      	ldrb	r3, [r7, #7]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d105      	bne.n	8013e3e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8013e32:	683a      	ldr	r2, [r7, #0]
 8013e34:	4907      	ldr	r1, [pc, #28]	; (8013e54 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8013e36:	4808      	ldr	r0, [pc, #32]	; (8013e58 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8013e38:	f7ff fa15 	bl	8013266 <USBD_GetString>
 8013e3c:	e004      	b.n	8013e48 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8013e3e:	683a      	ldr	r2, [r7, #0]
 8013e40:	4904      	ldr	r1, [pc, #16]	; (8013e54 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8013e42:	4805      	ldr	r0, [pc, #20]	; (8013e58 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8013e44:	f7ff fa0f 	bl	8013266 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013e48:	4b02      	ldr	r3, [pc, #8]	; (8013e54 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8013e4a:	4618      	mov	r0, r3
 8013e4c:	3708      	adds	r7, #8
 8013e4e:	46bd      	mov	sp, r7
 8013e50:	bd80      	pop	{r7, pc}
 8013e52:	bf00      	nop
 8013e54:	20002364 	.word	0x20002364
 8013e58:	08019208 	.word	0x08019208

08013e5c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b082      	sub	sp, #8
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	4603      	mov	r3, r0
 8013e64:	6039      	str	r1, [r7, #0]
 8013e66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013e68:	79fb      	ldrb	r3, [r7, #7]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d105      	bne.n	8013e7a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8013e6e:	683a      	ldr	r2, [r7, #0]
 8013e70:	4907      	ldr	r1, [pc, #28]	; (8013e90 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8013e72:	4808      	ldr	r0, [pc, #32]	; (8013e94 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013e74:	f7ff f9f7 	bl	8013266 <USBD_GetString>
 8013e78:	e004      	b.n	8013e84 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8013e7a:	683a      	ldr	r2, [r7, #0]
 8013e7c:	4904      	ldr	r1, [pc, #16]	; (8013e90 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8013e7e:	4805      	ldr	r0, [pc, #20]	; (8013e94 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013e80:	f7ff f9f1 	bl	8013266 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013e84:	4b02      	ldr	r3, [pc, #8]	; (8013e90 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8013e86:	4618      	mov	r0, r3
 8013e88:	3708      	adds	r7, #8
 8013e8a:	46bd      	mov	sp, r7
 8013e8c:	bd80      	pop	{r7, pc}
 8013e8e:	bf00      	nop
 8013e90:	20002364 	.word	0x20002364
 8013e94:	08019214 	.word	0x08019214

08013e98 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b084      	sub	sp, #16
 8013e9c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013e9e:	4b0f      	ldr	r3, [pc, #60]	; (8013edc <Get_SerialNum+0x44>)
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013ea4:	4b0e      	ldr	r3, [pc, #56]	; (8013ee0 <Get_SerialNum+0x48>)
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013eaa:	4b0e      	ldr	r3, [pc, #56]	; (8013ee4 <Get_SerialNum+0x4c>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013eb0:	68fa      	ldr	r2, [r7, #12]
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	4413      	add	r3, r2
 8013eb6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d009      	beq.n	8013ed2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013ebe:	2208      	movs	r2, #8
 8013ec0:	4909      	ldr	r1, [pc, #36]	; (8013ee8 <Get_SerialNum+0x50>)
 8013ec2:	68f8      	ldr	r0, [r7, #12]
 8013ec4:	f000 f814 	bl	8013ef0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013ec8:	2204      	movs	r2, #4
 8013eca:	4908      	ldr	r1, [pc, #32]	; (8013eec <Get_SerialNum+0x54>)
 8013ecc:	68b8      	ldr	r0, [r7, #8]
 8013ece:	f000 f80f 	bl	8013ef0 <IntToUnicode>
  }
}
 8013ed2:	bf00      	nop
 8013ed4:	3710      	adds	r7, #16
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	bd80      	pop	{r7, pc}
 8013eda:	bf00      	nop
 8013edc:	1fff7590 	.word	0x1fff7590
 8013ee0:	1fff7594 	.word	0x1fff7594
 8013ee4:	1fff7598 	.word	0x1fff7598
 8013ee8:	2000017a 	.word	0x2000017a
 8013eec:	2000018a 	.word	0x2000018a

08013ef0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	b087      	sub	sp, #28
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	60f8      	str	r0, [r7, #12]
 8013ef8:	60b9      	str	r1, [r7, #8]
 8013efa:	4613      	mov	r3, r2
 8013efc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013efe:	2300      	movs	r3, #0
 8013f00:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013f02:	2300      	movs	r3, #0
 8013f04:	75fb      	strb	r3, [r7, #23]
 8013f06:	e027      	b.n	8013f58 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	0f1b      	lsrs	r3, r3, #28
 8013f0c:	2b09      	cmp	r3, #9
 8013f0e:	d80b      	bhi.n	8013f28 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	0f1b      	lsrs	r3, r3, #28
 8013f14:	b2da      	uxtb	r2, r3
 8013f16:	7dfb      	ldrb	r3, [r7, #23]
 8013f18:	005b      	lsls	r3, r3, #1
 8013f1a:	4619      	mov	r1, r3
 8013f1c:	68bb      	ldr	r3, [r7, #8]
 8013f1e:	440b      	add	r3, r1
 8013f20:	3230      	adds	r2, #48	; 0x30
 8013f22:	b2d2      	uxtb	r2, r2
 8013f24:	701a      	strb	r2, [r3, #0]
 8013f26:	e00a      	b.n	8013f3e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	0f1b      	lsrs	r3, r3, #28
 8013f2c:	b2da      	uxtb	r2, r3
 8013f2e:	7dfb      	ldrb	r3, [r7, #23]
 8013f30:	005b      	lsls	r3, r3, #1
 8013f32:	4619      	mov	r1, r3
 8013f34:	68bb      	ldr	r3, [r7, #8]
 8013f36:	440b      	add	r3, r1
 8013f38:	3237      	adds	r2, #55	; 0x37
 8013f3a:	b2d2      	uxtb	r2, r2
 8013f3c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	011b      	lsls	r3, r3, #4
 8013f42:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013f44:	7dfb      	ldrb	r3, [r7, #23]
 8013f46:	005b      	lsls	r3, r3, #1
 8013f48:	3301      	adds	r3, #1
 8013f4a:	68ba      	ldr	r2, [r7, #8]
 8013f4c:	4413      	add	r3, r2
 8013f4e:	2200      	movs	r2, #0
 8013f50:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013f52:	7dfb      	ldrb	r3, [r7, #23]
 8013f54:	3301      	adds	r3, #1
 8013f56:	75fb      	strb	r3, [r7, #23]
 8013f58:	7dfa      	ldrb	r2, [r7, #23]
 8013f5a:	79fb      	ldrb	r3, [r7, #7]
 8013f5c:	429a      	cmp	r2, r3
 8013f5e:	d3d3      	bcc.n	8013f08 <IntToUnicode+0x18>
  }
}
 8013f60:	bf00      	nop
 8013f62:	bf00      	nop
 8013f64:	371c      	adds	r7, #28
 8013f66:	46bd      	mov	sp, r7
 8013f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f6c:	4770      	bx	lr
	...

08013f70 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013f70:	b580      	push	{r7, lr}
 8013f72:	b098      	sub	sp, #96	; 0x60
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8013f78:	f107 030c 	add.w	r3, r7, #12
 8013f7c:	2254      	movs	r2, #84	; 0x54
 8013f7e:	2100      	movs	r1, #0
 8013f80:	4618      	mov	r0, r3
 8013f82:	f000 fbb7 	bl	80146f4 <memset>
  if(pcdHandle->Instance==USB)
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	4a15      	ldr	r2, [pc, #84]	; (8013fe0 <HAL_PCD_MspInit+0x70>)
 8013f8c:	4293      	cmp	r3, r2
 8013f8e:	d122      	bne.n	8013fd6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8013f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013f94:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8013f96:	2300      	movs	r3, #0
 8013f98:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8013f9a:	f107 030c 	add.w	r3, r7, #12
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7f6 f8c0 	bl	800a124 <HAL_RCCEx_PeriphCLKConfig>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d001      	beq.n	8013fae <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8013faa:	f7ef f8a6 	bl	80030fa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8013fae:	4b0d      	ldr	r3, [pc, #52]	; (8013fe4 <HAL_PCD_MspInit+0x74>)
 8013fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013fb2:	4a0c      	ldr	r2, [pc, #48]	; (8013fe4 <HAL_PCD_MspInit+0x74>)
 8013fb4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8013fb8:	6593      	str	r3, [r2, #88]	; 0x58
 8013fba:	4b0a      	ldr	r3, [pc, #40]	; (8013fe4 <HAL_PCD_MspInit+0x74>)
 8013fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013fbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013fc2:	60bb      	str	r3, [r7, #8]
 8013fc4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8013fc6:	2200      	movs	r2, #0
 8013fc8:	2100      	movs	r1, #0
 8013fca:	2014      	movs	r0, #20
 8013fcc:	f7f2 fd07 	bl	80069de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8013fd0:	2014      	movs	r0, #20
 8013fd2:	f7f2 fd1e 	bl	8006a12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8013fd6:	bf00      	nop
 8013fd8:	3760      	adds	r7, #96	; 0x60
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	bd80      	pop	{r7, pc}
 8013fde:	bf00      	nop
 8013fe0:	40005c00 	.word	0x40005c00
 8013fe4:	40021000 	.word	0x40021000

08013fe8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b082      	sub	sp, #8
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8013ffc:	4619      	mov	r1, r3
 8013ffe:	4610      	mov	r0, r2
 8014000:	f7fe f994 	bl	801232c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8014004:	bf00      	nop
 8014006:	3708      	adds	r7, #8
 8014008:	46bd      	mov	sp, r7
 801400a:	bd80      	pop	{r7, pc}

0801400c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801400c:	b580      	push	{r7, lr}
 801400e:	b082      	sub	sp, #8
 8014010:	af00      	add	r7, sp, #0
 8014012:	6078      	str	r0, [r7, #4]
 8014014:	460b      	mov	r3, r1
 8014016:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 801401e:	78fa      	ldrb	r2, [r7, #3]
 8014020:	6879      	ldr	r1, [r7, #4]
 8014022:	4613      	mov	r3, r2
 8014024:	009b      	lsls	r3, r3, #2
 8014026:	4413      	add	r3, r2
 8014028:	00db      	lsls	r3, r3, #3
 801402a:	440b      	add	r3, r1
 801402c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8014030:	681a      	ldr	r2, [r3, #0]
 8014032:	78fb      	ldrb	r3, [r7, #3]
 8014034:	4619      	mov	r1, r3
 8014036:	f7fe f9ce 	bl	80123d6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801403a:	bf00      	nop
 801403c:	3708      	adds	r7, #8
 801403e:	46bd      	mov	sp, r7
 8014040:	bd80      	pop	{r7, pc}

08014042 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014042:	b580      	push	{r7, lr}
 8014044:	b082      	sub	sp, #8
 8014046:	af00      	add	r7, sp, #0
 8014048:	6078      	str	r0, [r7, #4]
 801404a:	460b      	mov	r3, r1
 801404c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 8014054:	78fa      	ldrb	r2, [r7, #3]
 8014056:	6879      	ldr	r1, [r7, #4]
 8014058:	4613      	mov	r3, r2
 801405a:	009b      	lsls	r3, r3, #2
 801405c:	4413      	add	r3, r2
 801405e:	00db      	lsls	r3, r3, #3
 8014060:	440b      	add	r3, r1
 8014062:	333c      	adds	r3, #60	; 0x3c
 8014064:	681a      	ldr	r2, [r3, #0]
 8014066:	78fb      	ldrb	r3, [r7, #3]
 8014068:	4619      	mov	r1, r3
 801406a:	f7fe fa17 	bl	801249c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801406e:	bf00      	nop
 8014070:	3708      	adds	r7, #8
 8014072:	46bd      	mov	sp, r7
 8014074:	bd80      	pop	{r7, pc}

08014076 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014076:	b580      	push	{r7, lr}
 8014078:	b082      	sub	sp, #8
 801407a:	af00      	add	r7, sp, #0
 801407c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8014084:	4618      	mov	r0, r3
 8014086:	f7fe fb2b 	bl	80126e0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801408a:	bf00      	nop
 801408c:	3708      	adds	r7, #8
 801408e:	46bd      	mov	sp, r7
 8014090:	bd80      	pop	{r7, pc}

08014092 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014092:	b580      	push	{r7, lr}
 8014094:	b084      	sub	sp, #16
 8014096:	af00      	add	r7, sp, #0
 8014098:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801409a:	2301      	movs	r3, #1
 801409c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	689b      	ldr	r3, [r3, #8]
 80140a2:	2b02      	cmp	r3, #2
 80140a4:	d001      	beq.n	80140aa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80140a6:	f7ef f828 	bl	80030fa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80140b0:	7bfa      	ldrb	r2, [r7, #15]
 80140b2:	4611      	mov	r1, r2
 80140b4:	4618      	mov	r0, r3
 80140b6:	f7fe fad5 	bl	8012664 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80140c0:	4618      	mov	r0, r3
 80140c2:	f7fe fa81 	bl	80125c8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80140c6:	bf00      	nop
 80140c8:	3710      	adds	r7, #16
 80140ca:	46bd      	mov	sp, r7
 80140cc:	bd80      	pop	{r7, pc}
	...

080140d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b082      	sub	sp, #8
 80140d4:	af00      	add	r7, sp, #0
 80140d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80140de:	4618      	mov	r0, r3
 80140e0:	f7fe fad0 	bl	8012684 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	699b      	ldr	r3, [r3, #24]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d005      	beq.n	80140f8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80140ec:	4b04      	ldr	r3, [pc, #16]	; (8014100 <HAL_PCD_SuspendCallback+0x30>)
 80140ee:	691b      	ldr	r3, [r3, #16]
 80140f0:	4a03      	ldr	r2, [pc, #12]	; (8014100 <HAL_PCD_SuspendCallback+0x30>)
 80140f2:	f043 0306 	orr.w	r3, r3, #6
 80140f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80140f8:	bf00      	nop
 80140fa:	3708      	adds	r7, #8
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}
 8014100:	e000ed00 	.word	0xe000ed00

08014104 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014104:	b580      	push	{r7, lr}
 8014106:	b082      	sub	sp, #8
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	699b      	ldr	r3, [r3, #24]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d007      	beq.n	8014124 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014114:	4b08      	ldr	r3, [pc, #32]	; (8014138 <HAL_PCD_ResumeCallback+0x34>)
 8014116:	691b      	ldr	r3, [r3, #16]
 8014118:	4a07      	ldr	r2, [pc, #28]	; (8014138 <HAL_PCD_ResumeCallback+0x34>)
 801411a:	f023 0306 	bic.w	r3, r3, #6
 801411e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8014120:	f000 f9fa 	bl	8014518 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 801412a:	4618      	mov	r0, r3
 801412c:	f7fe fac0 	bl	80126b0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8014130:	bf00      	nop
 8014132:	3708      	adds	r7, #8
 8014134:	46bd      	mov	sp, r7
 8014136:	bd80      	pop	{r7, pc}
 8014138:	e000ed00 	.word	0xe000ed00

0801413c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b082      	sub	sp, #8
 8014140:	af00      	add	r7, sp, #0
 8014142:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8014144:	4a2b      	ldr	r2, [pc, #172]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	4a29      	ldr	r2, [pc, #164]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014150:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 8014154:	4b27      	ldr	r3, [pc, #156]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014156:	4a28      	ldr	r2, [pc, #160]	; (80141f8 <USBD_LL_Init+0xbc>)
 8014158:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801415a:	4b26      	ldr	r3, [pc, #152]	; (80141f4 <USBD_LL_Init+0xb8>)
 801415c:	2208      	movs	r2, #8
 801415e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8014160:	4b24      	ldr	r3, [pc, #144]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014162:	2202      	movs	r2, #2
 8014164:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014166:	4b23      	ldr	r3, [pc, #140]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014168:	2202      	movs	r2, #2
 801416a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 801416c:	4b21      	ldr	r3, [pc, #132]	; (80141f4 <USBD_LL_Init+0xb8>)
 801416e:	2200      	movs	r2, #0
 8014170:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8014172:	4b20      	ldr	r3, [pc, #128]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014174:	2200      	movs	r2, #0
 8014176:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8014178:	4b1e      	ldr	r3, [pc, #120]	; (80141f4 <USBD_LL_Init+0xb8>)
 801417a:	2200      	movs	r2, #0
 801417c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801417e:	4b1d      	ldr	r3, [pc, #116]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014180:	2200      	movs	r2, #0
 8014182:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8014184:	481b      	ldr	r0, [pc, #108]	; (80141f4 <USBD_LL_Init+0xb8>)
 8014186:	f7f3 fbef 	bl	8007968 <HAL_PCD_Init>
 801418a:	4603      	mov	r3, r0
 801418c:	2b00      	cmp	r3, #0
 801418e:	d001      	beq.n	8014194 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8014190:	f7ee ffb3 	bl	80030fa <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801419a:	2318      	movs	r3, #24
 801419c:	2200      	movs	r2, #0
 801419e:	2100      	movs	r1, #0
 80141a0:	f7f5 f8a8 	bl	80092f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80141aa:	2358      	movs	r3, #88	; 0x58
 80141ac:	2200      	movs	r2, #0
 80141ae:	2180      	movs	r1, #128	; 0x80
 80141b0:	f7f5 f8a0 	bl	80092f4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80141ba:	23c0      	movs	r3, #192	; 0xc0
 80141bc:	2200      	movs	r2, #0
 80141be:	2181      	movs	r1, #129	; 0x81
 80141c0:	f7f5 f898 	bl	80092f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80141ca:	f44f 7388 	mov.w	r3, #272	; 0x110
 80141ce:	2200      	movs	r2, #0
 80141d0:	2101      	movs	r1, #1
 80141d2:	f7f5 f88f 	bl	80092f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80141dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80141e0:	2200      	movs	r2, #0
 80141e2:	2182      	movs	r1, #130	; 0x82
 80141e4:	f7f5 f886 	bl	80092f4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80141e8:	2300      	movs	r3, #0
}
 80141ea:	4618      	mov	r0, r3
 80141ec:	3708      	adds	r7, #8
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	20002564 	.word	0x20002564
 80141f8:	40005c00 	.word	0x40005c00

080141fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80141fc:	b580      	push	{r7, lr}
 80141fe:	b084      	sub	sp, #16
 8014200:	af00      	add	r7, sp, #0
 8014202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014204:	2300      	movs	r3, #0
 8014206:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014208:	2300      	movs	r3, #0
 801420a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014212:	4618      	mov	r0, r3
 8014214:	f7f3 fc8d 	bl	8007b32 <HAL_PCD_Start>
 8014218:	4603      	mov	r3, r0
 801421a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801421c:	7bfb      	ldrb	r3, [r7, #15]
 801421e:	4618      	mov	r0, r3
 8014220:	f000 f980 	bl	8014524 <USBD_Get_USB_Status>
 8014224:	4603      	mov	r3, r0
 8014226:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014228:	7bbb      	ldrb	r3, [r7, #14]
}
 801422a:	4618      	mov	r0, r3
 801422c:	3710      	adds	r7, #16
 801422e:	46bd      	mov	sp, r7
 8014230:	bd80      	pop	{r7, pc}

08014232 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014232:	b580      	push	{r7, lr}
 8014234:	b084      	sub	sp, #16
 8014236:	af00      	add	r7, sp, #0
 8014238:	6078      	str	r0, [r7, #4]
 801423a:	4608      	mov	r0, r1
 801423c:	4611      	mov	r1, r2
 801423e:	461a      	mov	r2, r3
 8014240:	4603      	mov	r3, r0
 8014242:	70fb      	strb	r3, [r7, #3]
 8014244:	460b      	mov	r3, r1
 8014246:	70bb      	strb	r3, [r7, #2]
 8014248:	4613      	mov	r3, r2
 801424a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801424c:	2300      	movs	r3, #0
 801424e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014250:	2300      	movs	r3, #0
 8014252:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801425a:	78bb      	ldrb	r3, [r7, #2]
 801425c:	883a      	ldrh	r2, [r7, #0]
 801425e:	78f9      	ldrb	r1, [r7, #3]
 8014260:	f7f3 fdd5 	bl	8007e0e <HAL_PCD_EP_Open>
 8014264:	4603      	mov	r3, r0
 8014266:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014268:	7bfb      	ldrb	r3, [r7, #15]
 801426a:	4618      	mov	r0, r3
 801426c:	f000 f95a 	bl	8014524 <USBD_Get_USB_Status>
 8014270:	4603      	mov	r3, r0
 8014272:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014274:	7bbb      	ldrb	r3, [r7, #14]
}
 8014276:	4618      	mov	r0, r3
 8014278:	3710      	adds	r7, #16
 801427a:	46bd      	mov	sp, r7
 801427c:	bd80      	pop	{r7, pc}

0801427e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801427e:	b580      	push	{r7, lr}
 8014280:	b084      	sub	sp, #16
 8014282:	af00      	add	r7, sp, #0
 8014284:	6078      	str	r0, [r7, #4]
 8014286:	460b      	mov	r3, r1
 8014288:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801428a:	2300      	movs	r3, #0
 801428c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801428e:	2300      	movs	r3, #0
 8014290:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014298:	78fa      	ldrb	r2, [r7, #3]
 801429a:	4611      	mov	r1, r2
 801429c:	4618      	mov	r0, r3
 801429e:	f7f3 fe1c 	bl	8007eda <HAL_PCD_EP_Close>
 80142a2:	4603      	mov	r3, r0
 80142a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80142a6:	7bfb      	ldrb	r3, [r7, #15]
 80142a8:	4618      	mov	r0, r3
 80142aa:	f000 f93b 	bl	8014524 <USBD_Get_USB_Status>
 80142ae:	4603      	mov	r3, r0
 80142b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80142b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80142b4:	4618      	mov	r0, r3
 80142b6:	3710      	adds	r7, #16
 80142b8:	46bd      	mov	sp, r7
 80142ba:	bd80      	pop	{r7, pc}

080142bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80142bc:	b580      	push	{r7, lr}
 80142be:	b084      	sub	sp, #16
 80142c0:	af00      	add	r7, sp, #0
 80142c2:	6078      	str	r0, [r7, #4]
 80142c4:	460b      	mov	r3, r1
 80142c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80142c8:	2300      	movs	r3, #0
 80142ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80142cc:	2300      	movs	r3, #0
 80142ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80142d6:	78fa      	ldrb	r2, [r7, #3]
 80142d8:	4611      	mov	r1, r2
 80142da:	4618      	mov	r0, r3
 80142dc:	f7f3 fedd 	bl	800809a <HAL_PCD_EP_SetStall>
 80142e0:	4603      	mov	r3, r0
 80142e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80142e4:	7bfb      	ldrb	r3, [r7, #15]
 80142e6:	4618      	mov	r0, r3
 80142e8:	f000 f91c 	bl	8014524 <USBD_Get_USB_Status>
 80142ec:	4603      	mov	r3, r0
 80142ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80142f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80142f2:	4618      	mov	r0, r3
 80142f4:	3710      	adds	r7, #16
 80142f6:	46bd      	mov	sp, r7
 80142f8:	bd80      	pop	{r7, pc}

080142fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80142fa:	b580      	push	{r7, lr}
 80142fc:	b084      	sub	sp, #16
 80142fe:	af00      	add	r7, sp, #0
 8014300:	6078      	str	r0, [r7, #4]
 8014302:	460b      	mov	r3, r1
 8014304:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014306:	2300      	movs	r3, #0
 8014308:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801430a:	2300      	movs	r3, #0
 801430c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014314:	78fa      	ldrb	r2, [r7, #3]
 8014316:	4611      	mov	r1, r2
 8014318:	4618      	mov	r0, r3
 801431a:	f7f3 ff10 	bl	800813e <HAL_PCD_EP_ClrStall>
 801431e:	4603      	mov	r3, r0
 8014320:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014322:	7bfb      	ldrb	r3, [r7, #15]
 8014324:	4618      	mov	r0, r3
 8014326:	f000 f8fd 	bl	8014524 <USBD_Get_USB_Status>
 801432a:	4603      	mov	r3, r0
 801432c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801432e:	7bbb      	ldrb	r3, [r7, #14]
}
 8014330:	4618      	mov	r0, r3
 8014332:	3710      	adds	r7, #16
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}

08014338 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014338:	b480      	push	{r7}
 801433a:	b085      	sub	sp, #20
 801433c:	af00      	add	r7, sp, #0
 801433e:	6078      	str	r0, [r7, #4]
 8014340:	460b      	mov	r3, r1
 8014342:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801434a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801434c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014350:	2b00      	cmp	r3, #0
 8014352:	da0c      	bge.n	801436e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014354:	78fb      	ldrb	r3, [r7, #3]
 8014356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801435a:	68f9      	ldr	r1, [r7, #12]
 801435c:	1c5a      	adds	r2, r3, #1
 801435e:	4613      	mov	r3, r2
 8014360:	009b      	lsls	r3, r3, #2
 8014362:	4413      	add	r3, r2
 8014364:	00db      	lsls	r3, r3, #3
 8014366:	440b      	add	r3, r1
 8014368:	3302      	adds	r3, #2
 801436a:	781b      	ldrb	r3, [r3, #0]
 801436c:	e00b      	b.n	8014386 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801436e:	78fb      	ldrb	r3, [r7, #3]
 8014370:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014374:	68f9      	ldr	r1, [r7, #12]
 8014376:	4613      	mov	r3, r2
 8014378:	009b      	lsls	r3, r3, #2
 801437a:	4413      	add	r3, r2
 801437c:	00db      	lsls	r3, r3, #3
 801437e:	440b      	add	r3, r1
 8014380:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8014384:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014386:	4618      	mov	r0, r3
 8014388:	3714      	adds	r7, #20
 801438a:	46bd      	mov	sp, r7
 801438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014390:	4770      	bx	lr

08014392 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014392:	b580      	push	{r7, lr}
 8014394:	b084      	sub	sp, #16
 8014396:	af00      	add	r7, sp, #0
 8014398:	6078      	str	r0, [r7, #4]
 801439a:	460b      	mov	r3, r1
 801439c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801439e:	2300      	movs	r3, #0
 80143a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80143a2:	2300      	movs	r3, #0
 80143a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80143ac:	78fa      	ldrb	r2, [r7, #3]
 80143ae:	4611      	mov	r1, r2
 80143b0:	4618      	mov	r0, r3
 80143b2:	f7f3 fd07 	bl	8007dc4 <HAL_PCD_SetAddress>
 80143b6:	4603      	mov	r3, r0
 80143b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80143ba:	7bfb      	ldrb	r3, [r7, #15]
 80143bc:	4618      	mov	r0, r3
 80143be:	f000 f8b1 	bl	8014524 <USBD_Get_USB_Status>
 80143c2:	4603      	mov	r3, r0
 80143c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80143c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3710      	adds	r7, #16
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}

080143d0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80143d0:	b580      	push	{r7, lr}
 80143d2:	b086      	sub	sp, #24
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	60f8      	str	r0, [r7, #12]
 80143d8:	607a      	str	r2, [r7, #4]
 80143da:	603b      	str	r3, [r7, #0]
 80143dc:	460b      	mov	r3, r1
 80143de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80143e0:	2300      	movs	r3, #0
 80143e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80143e4:	2300      	movs	r3, #0
 80143e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80143ee:	7af9      	ldrb	r1, [r7, #11]
 80143f0:	683b      	ldr	r3, [r7, #0]
 80143f2:	687a      	ldr	r2, [r7, #4]
 80143f4:	f7f3 fe0e 	bl	8008014 <HAL_PCD_EP_Transmit>
 80143f8:	4603      	mov	r3, r0
 80143fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80143fc:	7dfb      	ldrb	r3, [r7, #23]
 80143fe:	4618      	mov	r0, r3
 8014400:	f000 f890 	bl	8014524 <USBD_Get_USB_Status>
 8014404:	4603      	mov	r3, r0
 8014406:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014408:	7dbb      	ldrb	r3, [r7, #22]
}
 801440a:	4618      	mov	r0, r3
 801440c:	3718      	adds	r7, #24
 801440e:	46bd      	mov	sp, r7
 8014410:	bd80      	pop	{r7, pc}

08014412 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014412:	b580      	push	{r7, lr}
 8014414:	b086      	sub	sp, #24
 8014416:	af00      	add	r7, sp, #0
 8014418:	60f8      	str	r0, [r7, #12]
 801441a:	607a      	str	r2, [r7, #4]
 801441c:	603b      	str	r3, [r7, #0]
 801441e:	460b      	mov	r3, r1
 8014420:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014422:	2300      	movs	r3, #0
 8014424:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014426:	2300      	movs	r3, #0
 8014428:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014430:	7af9      	ldrb	r1, [r7, #11]
 8014432:	683b      	ldr	r3, [r7, #0]
 8014434:	687a      	ldr	r2, [r7, #4]
 8014436:	f7f3 fd98 	bl	8007f6a <HAL_PCD_EP_Receive>
 801443a:	4603      	mov	r3, r0
 801443c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801443e:	7dfb      	ldrb	r3, [r7, #23]
 8014440:	4618      	mov	r0, r3
 8014442:	f000 f86f 	bl	8014524 <USBD_Get_USB_Status>
 8014446:	4603      	mov	r3, r0
 8014448:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801444a:	7dbb      	ldrb	r3, [r7, #22]
}
 801444c:	4618      	mov	r0, r3
 801444e:	3718      	adds	r7, #24
 8014450:	46bd      	mov	sp, r7
 8014452:	bd80      	pop	{r7, pc}

08014454 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014454:	b580      	push	{r7, lr}
 8014456:	b082      	sub	sp, #8
 8014458:	af00      	add	r7, sp, #0
 801445a:	6078      	str	r0, [r7, #4]
 801445c:	460b      	mov	r3, r1
 801445e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014466:	78fa      	ldrb	r2, [r7, #3]
 8014468:	4611      	mov	r1, r2
 801446a:	4618      	mov	r0, r3
 801446c:	f7f3 fdba 	bl	8007fe4 <HAL_PCD_EP_GetRxCount>
 8014470:	4603      	mov	r3, r0
}
 8014472:	4618      	mov	r0, r3
 8014474:	3708      	adds	r7, #8
 8014476:	46bd      	mov	sp, r7
 8014478:	bd80      	pop	{r7, pc}
	...

0801447c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801447c:	b580      	push	{r7, lr}
 801447e:	b082      	sub	sp, #8
 8014480:	af00      	add	r7, sp, #0
 8014482:	6078      	str	r0, [r7, #4]
 8014484:	460b      	mov	r3, r1
 8014486:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8014488:	78fb      	ldrb	r3, [r7, #3]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d002      	beq.n	8014494 <HAL_PCDEx_LPM_Callback+0x18>
 801448e:	2b01      	cmp	r3, #1
 8014490:	d013      	beq.n	80144ba <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8014492:	e023      	b.n	80144dc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	699b      	ldr	r3, [r3, #24]
 8014498:	2b00      	cmp	r3, #0
 801449a:	d007      	beq.n	80144ac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801449c:	f000 f83c 	bl	8014518 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80144a0:	4b10      	ldr	r3, [pc, #64]	; (80144e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80144a2:	691b      	ldr	r3, [r3, #16]
 80144a4:	4a0f      	ldr	r2, [pc, #60]	; (80144e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80144a6:	f023 0306 	bic.w	r3, r3, #6
 80144aa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80144b2:	4618      	mov	r0, r3
 80144b4:	f7fe f8fc 	bl	80126b0 <USBD_LL_Resume>
    break;
 80144b8:	e010      	b.n	80144dc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80144c0:	4618      	mov	r0, r3
 80144c2:	f7fe f8df 	bl	8012684 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	699b      	ldr	r3, [r3, #24]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d005      	beq.n	80144da <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80144ce:	4b05      	ldr	r3, [pc, #20]	; (80144e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80144d0:	691b      	ldr	r3, [r3, #16]
 80144d2:	4a04      	ldr	r2, [pc, #16]	; (80144e4 <HAL_PCDEx_LPM_Callback+0x68>)
 80144d4:	f043 0306 	orr.w	r3, r3, #6
 80144d8:	6113      	str	r3, [r2, #16]
    break;
 80144da:	bf00      	nop
}
 80144dc:	bf00      	nop
 80144de:	3708      	adds	r7, #8
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	e000ed00 	.word	0xe000ed00

080144e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80144e8:	b480      	push	{r7}
 80144ea:	b083      	sub	sp, #12
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80144f0:	4b03      	ldr	r3, [pc, #12]	; (8014500 <USBD_static_malloc+0x18>)
}
 80144f2:	4618      	mov	r0, r3
 80144f4:	370c      	adds	r7, #12
 80144f6:	46bd      	mov	sp, r7
 80144f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144fc:	4770      	bx	lr
 80144fe:	bf00      	nop
 8014500:	20002858 	.word	0x20002858

08014504 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014504:	b480      	push	{r7}
 8014506:	b083      	sub	sp, #12
 8014508:	af00      	add	r7, sp, #0
 801450a:	6078      	str	r0, [r7, #4]

}
 801450c:	bf00      	nop
 801450e:	370c      	adds	r7, #12
 8014510:	46bd      	mov	sp, r7
 8014512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014516:	4770      	bx	lr

08014518 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8014518:	b580      	push	{r7, lr}
 801451a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801451c:	f7ee fda2 	bl	8003064 <SystemClock_Config>
}
 8014520:	bf00      	nop
 8014522:	bd80      	pop	{r7, pc}

08014524 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014524:	b480      	push	{r7}
 8014526:	b085      	sub	sp, #20
 8014528:	af00      	add	r7, sp, #0
 801452a:	4603      	mov	r3, r0
 801452c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801452e:	2300      	movs	r3, #0
 8014530:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014532:	79fb      	ldrb	r3, [r7, #7]
 8014534:	2b03      	cmp	r3, #3
 8014536:	d817      	bhi.n	8014568 <USBD_Get_USB_Status+0x44>
 8014538:	a201      	add	r2, pc, #4	; (adr r2, 8014540 <USBD_Get_USB_Status+0x1c>)
 801453a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801453e:	bf00      	nop
 8014540:	08014551 	.word	0x08014551
 8014544:	08014557 	.word	0x08014557
 8014548:	0801455d 	.word	0x0801455d
 801454c:	08014563 	.word	0x08014563
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014550:	2300      	movs	r3, #0
 8014552:	73fb      	strb	r3, [r7, #15]
    break;
 8014554:	e00b      	b.n	801456e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014556:	2303      	movs	r3, #3
 8014558:	73fb      	strb	r3, [r7, #15]
    break;
 801455a:	e008      	b.n	801456e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801455c:	2301      	movs	r3, #1
 801455e:	73fb      	strb	r3, [r7, #15]
    break;
 8014560:	e005      	b.n	801456e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014562:	2303      	movs	r3, #3
 8014564:	73fb      	strb	r3, [r7, #15]
    break;
 8014566:	e002      	b.n	801456e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014568:	2303      	movs	r3, #3
 801456a:	73fb      	strb	r3, [r7, #15]
    break;
 801456c:	bf00      	nop
  }
  return usb_status;
 801456e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014570:	4618      	mov	r0, r3
 8014572:	3714      	adds	r7, #20
 8014574:	46bd      	mov	sp, r7
 8014576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801457a:	4770      	bx	lr
 801457c:	0000      	movs	r0, r0
	...

08014580 <floor>:
 8014580:	ec51 0b10 	vmov	r0, r1, d0
 8014584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014588:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801458c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8014590:	2e13      	cmp	r6, #19
 8014592:	ee10 5a10 	vmov	r5, s0
 8014596:	ee10 8a10 	vmov	r8, s0
 801459a:	460c      	mov	r4, r1
 801459c:	dc32      	bgt.n	8014604 <floor+0x84>
 801459e:	2e00      	cmp	r6, #0
 80145a0:	da14      	bge.n	80145cc <floor+0x4c>
 80145a2:	a333      	add	r3, pc, #204	; (adr r3, 8014670 <floor+0xf0>)
 80145a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145a8:	f7eb fe98 	bl	80002dc <__adddf3>
 80145ac:	2200      	movs	r2, #0
 80145ae:	2300      	movs	r3, #0
 80145b0:	f7ec fada 	bl	8000b68 <__aeabi_dcmpgt>
 80145b4:	b138      	cbz	r0, 80145c6 <floor+0x46>
 80145b6:	2c00      	cmp	r4, #0
 80145b8:	da57      	bge.n	801466a <floor+0xea>
 80145ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80145be:	431d      	orrs	r5, r3
 80145c0:	d001      	beq.n	80145c6 <floor+0x46>
 80145c2:	4c2d      	ldr	r4, [pc, #180]	; (8014678 <floor+0xf8>)
 80145c4:	2500      	movs	r5, #0
 80145c6:	4621      	mov	r1, r4
 80145c8:	4628      	mov	r0, r5
 80145ca:	e025      	b.n	8014618 <floor+0x98>
 80145cc:	4f2b      	ldr	r7, [pc, #172]	; (801467c <floor+0xfc>)
 80145ce:	4137      	asrs	r7, r6
 80145d0:	ea01 0307 	and.w	r3, r1, r7
 80145d4:	4303      	orrs	r3, r0
 80145d6:	d01f      	beq.n	8014618 <floor+0x98>
 80145d8:	a325      	add	r3, pc, #148	; (adr r3, 8014670 <floor+0xf0>)
 80145da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145de:	f7eb fe7d 	bl	80002dc <__adddf3>
 80145e2:	2200      	movs	r2, #0
 80145e4:	2300      	movs	r3, #0
 80145e6:	f7ec fabf 	bl	8000b68 <__aeabi_dcmpgt>
 80145ea:	2800      	cmp	r0, #0
 80145ec:	d0eb      	beq.n	80145c6 <floor+0x46>
 80145ee:	2c00      	cmp	r4, #0
 80145f0:	bfbe      	ittt	lt
 80145f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80145f6:	fa43 f606 	asrlt.w	r6, r3, r6
 80145fa:	19a4      	addlt	r4, r4, r6
 80145fc:	ea24 0407 	bic.w	r4, r4, r7
 8014600:	2500      	movs	r5, #0
 8014602:	e7e0      	b.n	80145c6 <floor+0x46>
 8014604:	2e33      	cmp	r6, #51	; 0x33
 8014606:	dd0b      	ble.n	8014620 <floor+0xa0>
 8014608:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801460c:	d104      	bne.n	8014618 <floor+0x98>
 801460e:	ee10 2a10 	vmov	r2, s0
 8014612:	460b      	mov	r3, r1
 8014614:	f7eb fe62 	bl	80002dc <__adddf3>
 8014618:	ec41 0b10 	vmov	d0, r0, r1
 801461c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014620:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8014624:	f04f 33ff 	mov.w	r3, #4294967295
 8014628:	fa23 f707 	lsr.w	r7, r3, r7
 801462c:	4207      	tst	r7, r0
 801462e:	d0f3      	beq.n	8014618 <floor+0x98>
 8014630:	a30f      	add	r3, pc, #60	; (adr r3, 8014670 <floor+0xf0>)
 8014632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014636:	f7eb fe51 	bl	80002dc <__adddf3>
 801463a:	2200      	movs	r2, #0
 801463c:	2300      	movs	r3, #0
 801463e:	f7ec fa93 	bl	8000b68 <__aeabi_dcmpgt>
 8014642:	2800      	cmp	r0, #0
 8014644:	d0bf      	beq.n	80145c6 <floor+0x46>
 8014646:	2c00      	cmp	r4, #0
 8014648:	da02      	bge.n	8014650 <floor+0xd0>
 801464a:	2e14      	cmp	r6, #20
 801464c:	d103      	bne.n	8014656 <floor+0xd6>
 801464e:	3401      	adds	r4, #1
 8014650:	ea25 0507 	bic.w	r5, r5, r7
 8014654:	e7b7      	b.n	80145c6 <floor+0x46>
 8014656:	2301      	movs	r3, #1
 8014658:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801465c:	fa03 f606 	lsl.w	r6, r3, r6
 8014660:	4435      	add	r5, r6
 8014662:	4545      	cmp	r5, r8
 8014664:	bf38      	it	cc
 8014666:	18e4      	addcc	r4, r4, r3
 8014668:	e7f2      	b.n	8014650 <floor+0xd0>
 801466a:	2500      	movs	r5, #0
 801466c:	462c      	mov	r4, r5
 801466e:	e7aa      	b.n	80145c6 <floor+0x46>
 8014670:	8800759c 	.word	0x8800759c
 8014674:	7e37e43c 	.word	0x7e37e43c
 8014678:	bff00000 	.word	0xbff00000
 801467c:	000fffff 	.word	0x000fffff

08014680 <__errno>:
 8014680:	4b01      	ldr	r3, [pc, #4]	; (8014688 <__errno+0x8>)
 8014682:	6818      	ldr	r0, [r3, #0]
 8014684:	4770      	bx	lr
 8014686:	bf00      	nop
 8014688:	20000194 	.word	0x20000194

0801468c <__libc_init_array>:
 801468c:	b570      	push	{r4, r5, r6, lr}
 801468e:	4d0d      	ldr	r5, [pc, #52]	; (80146c4 <__libc_init_array+0x38>)
 8014690:	4c0d      	ldr	r4, [pc, #52]	; (80146c8 <__libc_init_array+0x3c>)
 8014692:	1b64      	subs	r4, r4, r5
 8014694:	10a4      	asrs	r4, r4, #2
 8014696:	2600      	movs	r6, #0
 8014698:	42a6      	cmp	r6, r4
 801469a:	d109      	bne.n	80146b0 <__libc_init_array+0x24>
 801469c:	4d0b      	ldr	r5, [pc, #44]	; (80146cc <__libc_init_array+0x40>)
 801469e:	4c0c      	ldr	r4, [pc, #48]	; (80146d0 <__libc_init_array+0x44>)
 80146a0:	f004 fd5a 	bl	8019158 <_init>
 80146a4:	1b64      	subs	r4, r4, r5
 80146a6:	10a4      	asrs	r4, r4, #2
 80146a8:	2600      	movs	r6, #0
 80146aa:	42a6      	cmp	r6, r4
 80146ac:	d105      	bne.n	80146ba <__libc_init_array+0x2e>
 80146ae:	bd70      	pop	{r4, r5, r6, pc}
 80146b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80146b4:	4798      	blx	r3
 80146b6:	3601      	adds	r6, #1
 80146b8:	e7ee      	b.n	8014698 <__libc_init_array+0xc>
 80146ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80146be:	4798      	blx	r3
 80146c0:	3601      	adds	r6, #1
 80146c2:	e7f2      	b.n	80146aa <__libc_init_array+0x1e>
 80146c4:	0802abb4 	.word	0x0802abb4
 80146c8:	0802abb4 	.word	0x0802abb4
 80146cc:	0802abb4 	.word	0x0802abb4
 80146d0:	0802abb8 	.word	0x0802abb8

080146d4 <malloc>:
 80146d4:	4b02      	ldr	r3, [pc, #8]	; (80146e0 <malloc+0xc>)
 80146d6:	4601      	mov	r1, r0
 80146d8:	6818      	ldr	r0, [r3, #0]
 80146da:	f000 b87f 	b.w	80147dc <_malloc_r>
 80146de:	bf00      	nop
 80146e0:	20000194 	.word	0x20000194

080146e4 <free>:
 80146e4:	4b02      	ldr	r3, [pc, #8]	; (80146f0 <free+0xc>)
 80146e6:	4601      	mov	r1, r0
 80146e8:	6818      	ldr	r0, [r3, #0]
 80146ea:	f000 b80b 	b.w	8014704 <_free_r>
 80146ee:	bf00      	nop
 80146f0:	20000194 	.word	0x20000194

080146f4 <memset>:
 80146f4:	4402      	add	r2, r0
 80146f6:	4603      	mov	r3, r0
 80146f8:	4293      	cmp	r3, r2
 80146fa:	d100      	bne.n	80146fe <memset+0xa>
 80146fc:	4770      	bx	lr
 80146fe:	f803 1b01 	strb.w	r1, [r3], #1
 8014702:	e7f9      	b.n	80146f8 <memset+0x4>

08014704 <_free_r>:
 8014704:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014706:	2900      	cmp	r1, #0
 8014708:	d044      	beq.n	8014794 <_free_r+0x90>
 801470a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801470e:	9001      	str	r0, [sp, #4]
 8014710:	2b00      	cmp	r3, #0
 8014712:	f1a1 0404 	sub.w	r4, r1, #4
 8014716:	bfb8      	it	lt
 8014718:	18e4      	addlt	r4, r4, r3
 801471a:	f003 fb21 	bl	8017d60 <__malloc_lock>
 801471e:	4a1e      	ldr	r2, [pc, #120]	; (8014798 <_free_r+0x94>)
 8014720:	9801      	ldr	r0, [sp, #4]
 8014722:	6813      	ldr	r3, [r2, #0]
 8014724:	b933      	cbnz	r3, 8014734 <_free_r+0x30>
 8014726:	6063      	str	r3, [r4, #4]
 8014728:	6014      	str	r4, [r2, #0]
 801472a:	b003      	add	sp, #12
 801472c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014730:	f003 bb1c 	b.w	8017d6c <__malloc_unlock>
 8014734:	42a3      	cmp	r3, r4
 8014736:	d908      	bls.n	801474a <_free_r+0x46>
 8014738:	6825      	ldr	r5, [r4, #0]
 801473a:	1961      	adds	r1, r4, r5
 801473c:	428b      	cmp	r3, r1
 801473e:	bf01      	itttt	eq
 8014740:	6819      	ldreq	r1, [r3, #0]
 8014742:	685b      	ldreq	r3, [r3, #4]
 8014744:	1949      	addeq	r1, r1, r5
 8014746:	6021      	streq	r1, [r4, #0]
 8014748:	e7ed      	b.n	8014726 <_free_r+0x22>
 801474a:	461a      	mov	r2, r3
 801474c:	685b      	ldr	r3, [r3, #4]
 801474e:	b10b      	cbz	r3, 8014754 <_free_r+0x50>
 8014750:	42a3      	cmp	r3, r4
 8014752:	d9fa      	bls.n	801474a <_free_r+0x46>
 8014754:	6811      	ldr	r1, [r2, #0]
 8014756:	1855      	adds	r5, r2, r1
 8014758:	42a5      	cmp	r5, r4
 801475a:	d10b      	bne.n	8014774 <_free_r+0x70>
 801475c:	6824      	ldr	r4, [r4, #0]
 801475e:	4421      	add	r1, r4
 8014760:	1854      	adds	r4, r2, r1
 8014762:	42a3      	cmp	r3, r4
 8014764:	6011      	str	r1, [r2, #0]
 8014766:	d1e0      	bne.n	801472a <_free_r+0x26>
 8014768:	681c      	ldr	r4, [r3, #0]
 801476a:	685b      	ldr	r3, [r3, #4]
 801476c:	6053      	str	r3, [r2, #4]
 801476e:	4421      	add	r1, r4
 8014770:	6011      	str	r1, [r2, #0]
 8014772:	e7da      	b.n	801472a <_free_r+0x26>
 8014774:	d902      	bls.n	801477c <_free_r+0x78>
 8014776:	230c      	movs	r3, #12
 8014778:	6003      	str	r3, [r0, #0]
 801477a:	e7d6      	b.n	801472a <_free_r+0x26>
 801477c:	6825      	ldr	r5, [r4, #0]
 801477e:	1961      	adds	r1, r4, r5
 8014780:	428b      	cmp	r3, r1
 8014782:	bf04      	itt	eq
 8014784:	6819      	ldreq	r1, [r3, #0]
 8014786:	685b      	ldreq	r3, [r3, #4]
 8014788:	6063      	str	r3, [r4, #4]
 801478a:	bf04      	itt	eq
 801478c:	1949      	addeq	r1, r1, r5
 801478e:	6021      	streq	r1, [r4, #0]
 8014790:	6054      	str	r4, [r2, #4]
 8014792:	e7ca      	b.n	801472a <_free_r+0x26>
 8014794:	b003      	add	sp, #12
 8014796:	bd30      	pop	{r4, r5, pc}
 8014798:	20002a78 	.word	0x20002a78

0801479c <sbrk_aligned>:
 801479c:	b570      	push	{r4, r5, r6, lr}
 801479e:	4e0e      	ldr	r6, [pc, #56]	; (80147d8 <sbrk_aligned+0x3c>)
 80147a0:	460c      	mov	r4, r1
 80147a2:	6831      	ldr	r1, [r6, #0]
 80147a4:	4605      	mov	r5, r0
 80147a6:	b911      	cbnz	r1, 80147ae <sbrk_aligned+0x12>
 80147a8:	f000 ff06 	bl	80155b8 <_sbrk_r>
 80147ac:	6030      	str	r0, [r6, #0]
 80147ae:	4621      	mov	r1, r4
 80147b0:	4628      	mov	r0, r5
 80147b2:	f000 ff01 	bl	80155b8 <_sbrk_r>
 80147b6:	1c43      	adds	r3, r0, #1
 80147b8:	d00a      	beq.n	80147d0 <sbrk_aligned+0x34>
 80147ba:	1cc4      	adds	r4, r0, #3
 80147bc:	f024 0403 	bic.w	r4, r4, #3
 80147c0:	42a0      	cmp	r0, r4
 80147c2:	d007      	beq.n	80147d4 <sbrk_aligned+0x38>
 80147c4:	1a21      	subs	r1, r4, r0
 80147c6:	4628      	mov	r0, r5
 80147c8:	f000 fef6 	bl	80155b8 <_sbrk_r>
 80147cc:	3001      	adds	r0, #1
 80147ce:	d101      	bne.n	80147d4 <sbrk_aligned+0x38>
 80147d0:	f04f 34ff 	mov.w	r4, #4294967295
 80147d4:	4620      	mov	r0, r4
 80147d6:	bd70      	pop	{r4, r5, r6, pc}
 80147d8:	20002a7c 	.word	0x20002a7c

080147dc <_malloc_r>:
 80147dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147e0:	1ccd      	adds	r5, r1, #3
 80147e2:	f025 0503 	bic.w	r5, r5, #3
 80147e6:	3508      	adds	r5, #8
 80147e8:	2d0c      	cmp	r5, #12
 80147ea:	bf38      	it	cc
 80147ec:	250c      	movcc	r5, #12
 80147ee:	2d00      	cmp	r5, #0
 80147f0:	4607      	mov	r7, r0
 80147f2:	db01      	blt.n	80147f8 <_malloc_r+0x1c>
 80147f4:	42a9      	cmp	r1, r5
 80147f6:	d905      	bls.n	8014804 <_malloc_r+0x28>
 80147f8:	230c      	movs	r3, #12
 80147fa:	603b      	str	r3, [r7, #0]
 80147fc:	2600      	movs	r6, #0
 80147fe:	4630      	mov	r0, r6
 8014800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014804:	4e2e      	ldr	r6, [pc, #184]	; (80148c0 <_malloc_r+0xe4>)
 8014806:	f003 faab 	bl	8017d60 <__malloc_lock>
 801480a:	6833      	ldr	r3, [r6, #0]
 801480c:	461c      	mov	r4, r3
 801480e:	bb34      	cbnz	r4, 801485e <_malloc_r+0x82>
 8014810:	4629      	mov	r1, r5
 8014812:	4638      	mov	r0, r7
 8014814:	f7ff ffc2 	bl	801479c <sbrk_aligned>
 8014818:	1c43      	adds	r3, r0, #1
 801481a:	4604      	mov	r4, r0
 801481c:	d14d      	bne.n	80148ba <_malloc_r+0xde>
 801481e:	6834      	ldr	r4, [r6, #0]
 8014820:	4626      	mov	r6, r4
 8014822:	2e00      	cmp	r6, #0
 8014824:	d140      	bne.n	80148a8 <_malloc_r+0xcc>
 8014826:	6823      	ldr	r3, [r4, #0]
 8014828:	4631      	mov	r1, r6
 801482a:	4638      	mov	r0, r7
 801482c:	eb04 0803 	add.w	r8, r4, r3
 8014830:	f000 fec2 	bl	80155b8 <_sbrk_r>
 8014834:	4580      	cmp	r8, r0
 8014836:	d13a      	bne.n	80148ae <_malloc_r+0xd2>
 8014838:	6821      	ldr	r1, [r4, #0]
 801483a:	3503      	adds	r5, #3
 801483c:	1a6d      	subs	r5, r5, r1
 801483e:	f025 0503 	bic.w	r5, r5, #3
 8014842:	3508      	adds	r5, #8
 8014844:	2d0c      	cmp	r5, #12
 8014846:	bf38      	it	cc
 8014848:	250c      	movcc	r5, #12
 801484a:	4629      	mov	r1, r5
 801484c:	4638      	mov	r0, r7
 801484e:	f7ff ffa5 	bl	801479c <sbrk_aligned>
 8014852:	3001      	adds	r0, #1
 8014854:	d02b      	beq.n	80148ae <_malloc_r+0xd2>
 8014856:	6823      	ldr	r3, [r4, #0]
 8014858:	442b      	add	r3, r5
 801485a:	6023      	str	r3, [r4, #0]
 801485c:	e00e      	b.n	801487c <_malloc_r+0xa0>
 801485e:	6822      	ldr	r2, [r4, #0]
 8014860:	1b52      	subs	r2, r2, r5
 8014862:	d41e      	bmi.n	80148a2 <_malloc_r+0xc6>
 8014864:	2a0b      	cmp	r2, #11
 8014866:	d916      	bls.n	8014896 <_malloc_r+0xba>
 8014868:	1961      	adds	r1, r4, r5
 801486a:	42a3      	cmp	r3, r4
 801486c:	6025      	str	r5, [r4, #0]
 801486e:	bf18      	it	ne
 8014870:	6059      	strne	r1, [r3, #4]
 8014872:	6863      	ldr	r3, [r4, #4]
 8014874:	bf08      	it	eq
 8014876:	6031      	streq	r1, [r6, #0]
 8014878:	5162      	str	r2, [r4, r5]
 801487a:	604b      	str	r3, [r1, #4]
 801487c:	4638      	mov	r0, r7
 801487e:	f104 060b 	add.w	r6, r4, #11
 8014882:	f003 fa73 	bl	8017d6c <__malloc_unlock>
 8014886:	f026 0607 	bic.w	r6, r6, #7
 801488a:	1d23      	adds	r3, r4, #4
 801488c:	1af2      	subs	r2, r6, r3
 801488e:	d0b6      	beq.n	80147fe <_malloc_r+0x22>
 8014890:	1b9b      	subs	r3, r3, r6
 8014892:	50a3      	str	r3, [r4, r2]
 8014894:	e7b3      	b.n	80147fe <_malloc_r+0x22>
 8014896:	6862      	ldr	r2, [r4, #4]
 8014898:	42a3      	cmp	r3, r4
 801489a:	bf0c      	ite	eq
 801489c:	6032      	streq	r2, [r6, #0]
 801489e:	605a      	strne	r2, [r3, #4]
 80148a0:	e7ec      	b.n	801487c <_malloc_r+0xa0>
 80148a2:	4623      	mov	r3, r4
 80148a4:	6864      	ldr	r4, [r4, #4]
 80148a6:	e7b2      	b.n	801480e <_malloc_r+0x32>
 80148a8:	4634      	mov	r4, r6
 80148aa:	6876      	ldr	r6, [r6, #4]
 80148ac:	e7b9      	b.n	8014822 <_malloc_r+0x46>
 80148ae:	230c      	movs	r3, #12
 80148b0:	603b      	str	r3, [r7, #0]
 80148b2:	4638      	mov	r0, r7
 80148b4:	f003 fa5a 	bl	8017d6c <__malloc_unlock>
 80148b8:	e7a1      	b.n	80147fe <_malloc_r+0x22>
 80148ba:	6025      	str	r5, [r4, #0]
 80148bc:	e7de      	b.n	801487c <_malloc_r+0xa0>
 80148be:	bf00      	nop
 80148c0:	20002a78 	.word	0x20002a78

080148c4 <__cvt>:
 80148c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80148c8:	ec55 4b10 	vmov	r4, r5, d0
 80148cc:	2d00      	cmp	r5, #0
 80148ce:	460e      	mov	r6, r1
 80148d0:	4619      	mov	r1, r3
 80148d2:	462b      	mov	r3, r5
 80148d4:	bfbb      	ittet	lt
 80148d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80148da:	461d      	movlt	r5, r3
 80148dc:	2300      	movge	r3, #0
 80148de:	232d      	movlt	r3, #45	; 0x2d
 80148e0:	700b      	strb	r3, [r1, #0]
 80148e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80148e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80148e8:	4691      	mov	r9, r2
 80148ea:	f023 0820 	bic.w	r8, r3, #32
 80148ee:	bfbc      	itt	lt
 80148f0:	4622      	movlt	r2, r4
 80148f2:	4614      	movlt	r4, r2
 80148f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80148f8:	d005      	beq.n	8014906 <__cvt+0x42>
 80148fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80148fe:	d100      	bne.n	8014902 <__cvt+0x3e>
 8014900:	3601      	adds	r6, #1
 8014902:	2102      	movs	r1, #2
 8014904:	e000      	b.n	8014908 <__cvt+0x44>
 8014906:	2103      	movs	r1, #3
 8014908:	ab03      	add	r3, sp, #12
 801490a:	9301      	str	r3, [sp, #4]
 801490c:	ab02      	add	r3, sp, #8
 801490e:	9300      	str	r3, [sp, #0]
 8014910:	ec45 4b10 	vmov	d0, r4, r5
 8014914:	4653      	mov	r3, sl
 8014916:	4632      	mov	r2, r6
 8014918:	f001 fe82 	bl	8016620 <_dtoa_r>
 801491c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8014920:	4607      	mov	r7, r0
 8014922:	d102      	bne.n	801492a <__cvt+0x66>
 8014924:	f019 0f01 	tst.w	r9, #1
 8014928:	d022      	beq.n	8014970 <__cvt+0xac>
 801492a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801492e:	eb07 0906 	add.w	r9, r7, r6
 8014932:	d110      	bne.n	8014956 <__cvt+0x92>
 8014934:	783b      	ldrb	r3, [r7, #0]
 8014936:	2b30      	cmp	r3, #48	; 0x30
 8014938:	d10a      	bne.n	8014950 <__cvt+0x8c>
 801493a:	2200      	movs	r2, #0
 801493c:	2300      	movs	r3, #0
 801493e:	4620      	mov	r0, r4
 8014940:	4629      	mov	r1, r5
 8014942:	f7ec f8e9 	bl	8000b18 <__aeabi_dcmpeq>
 8014946:	b918      	cbnz	r0, 8014950 <__cvt+0x8c>
 8014948:	f1c6 0601 	rsb	r6, r6, #1
 801494c:	f8ca 6000 	str.w	r6, [sl]
 8014950:	f8da 3000 	ldr.w	r3, [sl]
 8014954:	4499      	add	r9, r3
 8014956:	2200      	movs	r2, #0
 8014958:	2300      	movs	r3, #0
 801495a:	4620      	mov	r0, r4
 801495c:	4629      	mov	r1, r5
 801495e:	f7ec f8db 	bl	8000b18 <__aeabi_dcmpeq>
 8014962:	b108      	cbz	r0, 8014968 <__cvt+0xa4>
 8014964:	f8cd 900c 	str.w	r9, [sp, #12]
 8014968:	2230      	movs	r2, #48	; 0x30
 801496a:	9b03      	ldr	r3, [sp, #12]
 801496c:	454b      	cmp	r3, r9
 801496e:	d307      	bcc.n	8014980 <__cvt+0xbc>
 8014970:	9b03      	ldr	r3, [sp, #12]
 8014972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014974:	1bdb      	subs	r3, r3, r7
 8014976:	4638      	mov	r0, r7
 8014978:	6013      	str	r3, [r2, #0]
 801497a:	b004      	add	sp, #16
 801497c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014980:	1c59      	adds	r1, r3, #1
 8014982:	9103      	str	r1, [sp, #12]
 8014984:	701a      	strb	r2, [r3, #0]
 8014986:	e7f0      	b.n	801496a <__cvt+0xa6>

08014988 <__exponent>:
 8014988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801498a:	4603      	mov	r3, r0
 801498c:	2900      	cmp	r1, #0
 801498e:	bfb8      	it	lt
 8014990:	4249      	neglt	r1, r1
 8014992:	f803 2b02 	strb.w	r2, [r3], #2
 8014996:	bfb4      	ite	lt
 8014998:	222d      	movlt	r2, #45	; 0x2d
 801499a:	222b      	movge	r2, #43	; 0x2b
 801499c:	2909      	cmp	r1, #9
 801499e:	7042      	strb	r2, [r0, #1]
 80149a0:	dd2a      	ble.n	80149f8 <__exponent+0x70>
 80149a2:	f10d 0407 	add.w	r4, sp, #7
 80149a6:	46a4      	mov	ip, r4
 80149a8:	270a      	movs	r7, #10
 80149aa:	46a6      	mov	lr, r4
 80149ac:	460a      	mov	r2, r1
 80149ae:	fb91 f6f7 	sdiv	r6, r1, r7
 80149b2:	fb07 1516 	mls	r5, r7, r6, r1
 80149b6:	3530      	adds	r5, #48	; 0x30
 80149b8:	2a63      	cmp	r2, #99	; 0x63
 80149ba:	f104 34ff 	add.w	r4, r4, #4294967295
 80149be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80149c2:	4631      	mov	r1, r6
 80149c4:	dcf1      	bgt.n	80149aa <__exponent+0x22>
 80149c6:	3130      	adds	r1, #48	; 0x30
 80149c8:	f1ae 0502 	sub.w	r5, lr, #2
 80149cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80149d0:	1c44      	adds	r4, r0, #1
 80149d2:	4629      	mov	r1, r5
 80149d4:	4561      	cmp	r1, ip
 80149d6:	d30a      	bcc.n	80149ee <__exponent+0x66>
 80149d8:	f10d 0209 	add.w	r2, sp, #9
 80149dc:	eba2 020e 	sub.w	r2, r2, lr
 80149e0:	4565      	cmp	r5, ip
 80149e2:	bf88      	it	hi
 80149e4:	2200      	movhi	r2, #0
 80149e6:	4413      	add	r3, r2
 80149e8:	1a18      	subs	r0, r3, r0
 80149ea:	b003      	add	sp, #12
 80149ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80149f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80149f6:	e7ed      	b.n	80149d4 <__exponent+0x4c>
 80149f8:	2330      	movs	r3, #48	; 0x30
 80149fa:	3130      	adds	r1, #48	; 0x30
 80149fc:	7083      	strb	r3, [r0, #2]
 80149fe:	70c1      	strb	r1, [r0, #3]
 8014a00:	1d03      	adds	r3, r0, #4
 8014a02:	e7f1      	b.n	80149e8 <__exponent+0x60>

08014a04 <_printf_float>:
 8014a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a08:	ed2d 8b02 	vpush	{d8}
 8014a0c:	b08d      	sub	sp, #52	; 0x34
 8014a0e:	460c      	mov	r4, r1
 8014a10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014a14:	4616      	mov	r6, r2
 8014a16:	461f      	mov	r7, r3
 8014a18:	4605      	mov	r5, r0
 8014a1a:	f003 f915 	bl	8017c48 <_localeconv_r>
 8014a1e:	f8d0 a000 	ldr.w	sl, [r0]
 8014a22:	4650      	mov	r0, sl
 8014a24:	f7eb fbfc 	bl	8000220 <strlen>
 8014a28:	2300      	movs	r3, #0
 8014a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8014a2c:	6823      	ldr	r3, [r4, #0]
 8014a2e:	9305      	str	r3, [sp, #20]
 8014a30:	f8d8 3000 	ldr.w	r3, [r8]
 8014a34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8014a38:	3307      	adds	r3, #7
 8014a3a:	f023 0307 	bic.w	r3, r3, #7
 8014a3e:	f103 0208 	add.w	r2, r3, #8
 8014a42:	f8c8 2000 	str.w	r2, [r8]
 8014a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a4a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014a4e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014a52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014a56:	9307      	str	r3, [sp, #28]
 8014a58:	f8cd 8018 	str.w	r8, [sp, #24]
 8014a5c:	ee08 0a10 	vmov	s16, r0
 8014a60:	4b9f      	ldr	r3, [pc, #636]	; (8014ce0 <_printf_float+0x2dc>)
 8014a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014a66:	f04f 32ff 	mov.w	r2, #4294967295
 8014a6a:	f7ec f887 	bl	8000b7c <__aeabi_dcmpun>
 8014a6e:	bb88      	cbnz	r0, 8014ad4 <_printf_float+0xd0>
 8014a70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014a74:	4b9a      	ldr	r3, [pc, #616]	; (8014ce0 <_printf_float+0x2dc>)
 8014a76:	f04f 32ff 	mov.w	r2, #4294967295
 8014a7a:	f7ec f861 	bl	8000b40 <__aeabi_dcmple>
 8014a7e:	bb48      	cbnz	r0, 8014ad4 <_printf_float+0xd0>
 8014a80:	2200      	movs	r2, #0
 8014a82:	2300      	movs	r3, #0
 8014a84:	4640      	mov	r0, r8
 8014a86:	4649      	mov	r1, r9
 8014a88:	f7ec f850 	bl	8000b2c <__aeabi_dcmplt>
 8014a8c:	b110      	cbz	r0, 8014a94 <_printf_float+0x90>
 8014a8e:	232d      	movs	r3, #45	; 0x2d
 8014a90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014a94:	4b93      	ldr	r3, [pc, #588]	; (8014ce4 <_printf_float+0x2e0>)
 8014a96:	4894      	ldr	r0, [pc, #592]	; (8014ce8 <_printf_float+0x2e4>)
 8014a98:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014a9c:	bf94      	ite	ls
 8014a9e:	4698      	movls	r8, r3
 8014aa0:	4680      	movhi	r8, r0
 8014aa2:	2303      	movs	r3, #3
 8014aa4:	6123      	str	r3, [r4, #16]
 8014aa6:	9b05      	ldr	r3, [sp, #20]
 8014aa8:	f023 0204 	bic.w	r2, r3, #4
 8014aac:	6022      	str	r2, [r4, #0]
 8014aae:	f04f 0900 	mov.w	r9, #0
 8014ab2:	9700      	str	r7, [sp, #0]
 8014ab4:	4633      	mov	r3, r6
 8014ab6:	aa0b      	add	r2, sp, #44	; 0x2c
 8014ab8:	4621      	mov	r1, r4
 8014aba:	4628      	mov	r0, r5
 8014abc:	f000 f9d8 	bl	8014e70 <_printf_common>
 8014ac0:	3001      	adds	r0, #1
 8014ac2:	f040 8090 	bne.w	8014be6 <_printf_float+0x1e2>
 8014ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8014aca:	b00d      	add	sp, #52	; 0x34
 8014acc:	ecbd 8b02 	vpop	{d8}
 8014ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ad4:	4642      	mov	r2, r8
 8014ad6:	464b      	mov	r3, r9
 8014ad8:	4640      	mov	r0, r8
 8014ada:	4649      	mov	r1, r9
 8014adc:	f7ec f84e 	bl	8000b7c <__aeabi_dcmpun>
 8014ae0:	b140      	cbz	r0, 8014af4 <_printf_float+0xf0>
 8014ae2:	464b      	mov	r3, r9
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	bfbc      	itt	lt
 8014ae8:	232d      	movlt	r3, #45	; 0x2d
 8014aea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8014aee:	487f      	ldr	r0, [pc, #508]	; (8014cec <_printf_float+0x2e8>)
 8014af0:	4b7f      	ldr	r3, [pc, #508]	; (8014cf0 <_printf_float+0x2ec>)
 8014af2:	e7d1      	b.n	8014a98 <_printf_float+0x94>
 8014af4:	6863      	ldr	r3, [r4, #4]
 8014af6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8014afa:	9206      	str	r2, [sp, #24]
 8014afc:	1c5a      	adds	r2, r3, #1
 8014afe:	d13f      	bne.n	8014b80 <_printf_float+0x17c>
 8014b00:	2306      	movs	r3, #6
 8014b02:	6063      	str	r3, [r4, #4]
 8014b04:	9b05      	ldr	r3, [sp, #20]
 8014b06:	6861      	ldr	r1, [r4, #4]
 8014b08:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	9303      	str	r3, [sp, #12]
 8014b10:	ab0a      	add	r3, sp, #40	; 0x28
 8014b12:	e9cd b301 	strd	fp, r3, [sp, #4]
 8014b16:	ab09      	add	r3, sp, #36	; 0x24
 8014b18:	ec49 8b10 	vmov	d0, r8, r9
 8014b1c:	9300      	str	r3, [sp, #0]
 8014b1e:	6022      	str	r2, [r4, #0]
 8014b20:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014b24:	4628      	mov	r0, r5
 8014b26:	f7ff fecd 	bl	80148c4 <__cvt>
 8014b2a:	9b06      	ldr	r3, [sp, #24]
 8014b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014b2e:	2b47      	cmp	r3, #71	; 0x47
 8014b30:	4680      	mov	r8, r0
 8014b32:	d108      	bne.n	8014b46 <_printf_float+0x142>
 8014b34:	1cc8      	adds	r0, r1, #3
 8014b36:	db02      	blt.n	8014b3e <_printf_float+0x13a>
 8014b38:	6863      	ldr	r3, [r4, #4]
 8014b3a:	4299      	cmp	r1, r3
 8014b3c:	dd41      	ble.n	8014bc2 <_printf_float+0x1be>
 8014b3e:	f1ab 0b02 	sub.w	fp, fp, #2
 8014b42:	fa5f fb8b 	uxtb.w	fp, fp
 8014b46:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8014b4a:	d820      	bhi.n	8014b8e <_printf_float+0x18a>
 8014b4c:	3901      	subs	r1, #1
 8014b4e:	465a      	mov	r2, fp
 8014b50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014b54:	9109      	str	r1, [sp, #36]	; 0x24
 8014b56:	f7ff ff17 	bl	8014988 <__exponent>
 8014b5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014b5c:	1813      	adds	r3, r2, r0
 8014b5e:	2a01      	cmp	r2, #1
 8014b60:	4681      	mov	r9, r0
 8014b62:	6123      	str	r3, [r4, #16]
 8014b64:	dc02      	bgt.n	8014b6c <_printf_float+0x168>
 8014b66:	6822      	ldr	r2, [r4, #0]
 8014b68:	07d2      	lsls	r2, r2, #31
 8014b6a:	d501      	bpl.n	8014b70 <_printf_float+0x16c>
 8014b6c:	3301      	adds	r3, #1
 8014b6e:	6123      	str	r3, [r4, #16]
 8014b70:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d09c      	beq.n	8014ab2 <_printf_float+0xae>
 8014b78:	232d      	movs	r3, #45	; 0x2d
 8014b7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014b7e:	e798      	b.n	8014ab2 <_printf_float+0xae>
 8014b80:	9a06      	ldr	r2, [sp, #24]
 8014b82:	2a47      	cmp	r2, #71	; 0x47
 8014b84:	d1be      	bne.n	8014b04 <_printf_float+0x100>
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d1bc      	bne.n	8014b04 <_printf_float+0x100>
 8014b8a:	2301      	movs	r3, #1
 8014b8c:	e7b9      	b.n	8014b02 <_printf_float+0xfe>
 8014b8e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8014b92:	d118      	bne.n	8014bc6 <_printf_float+0x1c2>
 8014b94:	2900      	cmp	r1, #0
 8014b96:	6863      	ldr	r3, [r4, #4]
 8014b98:	dd0b      	ble.n	8014bb2 <_printf_float+0x1ae>
 8014b9a:	6121      	str	r1, [r4, #16]
 8014b9c:	b913      	cbnz	r3, 8014ba4 <_printf_float+0x1a0>
 8014b9e:	6822      	ldr	r2, [r4, #0]
 8014ba0:	07d0      	lsls	r0, r2, #31
 8014ba2:	d502      	bpl.n	8014baa <_printf_float+0x1a6>
 8014ba4:	3301      	adds	r3, #1
 8014ba6:	440b      	add	r3, r1
 8014ba8:	6123      	str	r3, [r4, #16]
 8014baa:	65a1      	str	r1, [r4, #88]	; 0x58
 8014bac:	f04f 0900 	mov.w	r9, #0
 8014bb0:	e7de      	b.n	8014b70 <_printf_float+0x16c>
 8014bb2:	b913      	cbnz	r3, 8014bba <_printf_float+0x1b6>
 8014bb4:	6822      	ldr	r2, [r4, #0]
 8014bb6:	07d2      	lsls	r2, r2, #31
 8014bb8:	d501      	bpl.n	8014bbe <_printf_float+0x1ba>
 8014bba:	3302      	adds	r3, #2
 8014bbc:	e7f4      	b.n	8014ba8 <_printf_float+0x1a4>
 8014bbe:	2301      	movs	r3, #1
 8014bc0:	e7f2      	b.n	8014ba8 <_printf_float+0x1a4>
 8014bc2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8014bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014bc8:	4299      	cmp	r1, r3
 8014bca:	db05      	blt.n	8014bd8 <_printf_float+0x1d4>
 8014bcc:	6823      	ldr	r3, [r4, #0]
 8014bce:	6121      	str	r1, [r4, #16]
 8014bd0:	07d8      	lsls	r0, r3, #31
 8014bd2:	d5ea      	bpl.n	8014baa <_printf_float+0x1a6>
 8014bd4:	1c4b      	adds	r3, r1, #1
 8014bd6:	e7e7      	b.n	8014ba8 <_printf_float+0x1a4>
 8014bd8:	2900      	cmp	r1, #0
 8014bda:	bfd4      	ite	le
 8014bdc:	f1c1 0202 	rsble	r2, r1, #2
 8014be0:	2201      	movgt	r2, #1
 8014be2:	4413      	add	r3, r2
 8014be4:	e7e0      	b.n	8014ba8 <_printf_float+0x1a4>
 8014be6:	6823      	ldr	r3, [r4, #0]
 8014be8:	055a      	lsls	r2, r3, #21
 8014bea:	d407      	bmi.n	8014bfc <_printf_float+0x1f8>
 8014bec:	6923      	ldr	r3, [r4, #16]
 8014bee:	4642      	mov	r2, r8
 8014bf0:	4631      	mov	r1, r6
 8014bf2:	4628      	mov	r0, r5
 8014bf4:	47b8      	blx	r7
 8014bf6:	3001      	adds	r0, #1
 8014bf8:	d12c      	bne.n	8014c54 <_printf_float+0x250>
 8014bfa:	e764      	b.n	8014ac6 <_printf_float+0xc2>
 8014bfc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8014c00:	f240 80e0 	bls.w	8014dc4 <_printf_float+0x3c0>
 8014c04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014c08:	2200      	movs	r2, #0
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	f7eb ff84 	bl	8000b18 <__aeabi_dcmpeq>
 8014c10:	2800      	cmp	r0, #0
 8014c12:	d034      	beq.n	8014c7e <_printf_float+0x27a>
 8014c14:	4a37      	ldr	r2, [pc, #220]	; (8014cf4 <_printf_float+0x2f0>)
 8014c16:	2301      	movs	r3, #1
 8014c18:	4631      	mov	r1, r6
 8014c1a:	4628      	mov	r0, r5
 8014c1c:	47b8      	blx	r7
 8014c1e:	3001      	adds	r0, #1
 8014c20:	f43f af51 	beq.w	8014ac6 <_printf_float+0xc2>
 8014c24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014c28:	429a      	cmp	r2, r3
 8014c2a:	db02      	blt.n	8014c32 <_printf_float+0x22e>
 8014c2c:	6823      	ldr	r3, [r4, #0]
 8014c2e:	07d8      	lsls	r0, r3, #31
 8014c30:	d510      	bpl.n	8014c54 <_printf_float+0x250>
 8014c32:	ee18 3a10 	vmov	r3, s16
 8014c36:	4652      	mov	r2, sl
 8014c38:	4631      	mov	r1, r6
 8014c3a:	4628      	mov	r0, r5
 8014c3c:	47b8      	blx	r7
 8014c3e:	3001      	adds	r0, #1
 8014c40:	f43f af41 	beq.w	8014ac6 <_printf_float+0xc2>
 8014c44:	f04f 0800 	mov.w	r8, #0
 8014c48:	f104 091a 	add.w	r9, r4, #26
 8014c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c4e:	3b01      	subs	r3, #1
 8014c50:	4543      	cmp	r3, r8
 8014c52:	dc09      	bgt.n	8014c68 <_printf_float+0x264>
 8014c54:	6823      	ldr	r3, [r4, #0]
 8014c56:	079b      	lsls	r3, r3, #30
 8014c58:	f100 8105 	bmi.w	8014e66 <_printf_float+0x462>
 8014c5c:	68e0      	ldr	r0, [r4, #12]
 8014c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c60:	4298      	cmp	r0, r3
 8014c62:	bfb8      	it	lt
 8014c64:	4618      	movlt	r0, r3
 8014c66:	e730      	b.n	8014aca <_printf_float+0xc6>
 8014c68:	2301      	movs	r3, #1
 8014c6a:	464a      	mov	r2, r9
 8014c6c:	4631      	mov	r1, r6
 8014c6e:	4628      	mov	r0, r5
 8014c70:	47b8      	blx	r7
 8014c72:	3001      	adds	r0, #1
 8014c74:	f43f af27 	beq.w	8014ac6 <_printf_float+0xc2>
 8014c78:	f108 0801 	add.w	r8, r8, #1
 8014c7c:	e7e6      	b.n	8014c4c <_printf_float+0x248>
 8014c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	dc39      	bgt.n	8014cf8 <_printf_float+0x2f4>
 8014c84:	4a1b      	ldr	r2, [pc, #108]	; (8014cf4 <_printf_float+0x2f0>)
 8014c86:	2301      	movs	r3, #1
 8014c88:	4631      	mov	r1, r6
 8014c8a:	4628      	mov	r0, r5
 8014c8c:	47b8      	blx	r7
 8014c8e:	3001      	adds	r0, #1
 8014c90:	f43f af19 	beq.w	8014ac6 <_printf_float+0xc2>
 8014c94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014c98:	4313      	orrs	r3, r2
 8014c9a:	d102      	bne.n	8014ca2 <_printf_float+0x29e>
 8014c9c:	6823      	ldr	r3, [r4, #0]
 8014c9e:	07d9      	lsls	r1, r3, #31
 8014ca0:	d5d8      	bpl.n	8014c54 <_printf_float+0x250>
 8014ca2:	ee18 3a10 	vmov	r3, s16
 8014ca6:	4652      	mov	r2, sl
 8014ca8:	4631      	mov	r1, r6
 8014caa:	4628      	mov	r0, r5
 8014cac:	47b8      	blx	r7
 8014cae:	3001      	adds	r0, #1
 8014cb0:	f43f af09 	beq.w	8014ac6 <_printf_float+0xc2>
 8014cb4:	f04f 0900 	mov.w	r9, #0
 8014cb8:	f104 0a1a 	add.w	sl, r4, #26
 8014cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cbe:	425b      	negs	r3, r3
 8014cc0:	454b      	cmp	r3, r9
 8014cc2:	dc01      	bgt.n	8014cc8 <_printf_float+0x2c4>
 8014cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cc6:	e792      	b.n	8014bee <_printf_float+0x1ea>
 8014cc8:	2301      	movs	r3, #1
 8014cca:	4652      	mov	r2, sl
 8014ccc:	4631      	mov	r1, r6
 8014cce:	4628      	mov	r0, r5
 8014cd0:	47b8      	blx	r7
 8014cd2:	3001      	adds	r0, #1
 8014cd4:	f43f aef7 	beq.w	8014ac6 <_printf_float+0xc2>
 8014cd8:	f109 0901 	add.w	r9, r9, #1
 8014cdc:	e7ee      	b.n	8014cbc <_printf_float+0x2b8>
 8014cde:	bf00      	nop
 8014ce0:	7fefffff 	.word	0x7fefffff
 8014ce4:	0802a700 	.word	0x0802a700
 8014ce8:	0802a704 	.word	0x0802a704
 8014cec:	0802a70c 	.word	0x0802a70c
 8014cf0:	0802a708 	.word	0x0802a708
 8014cf4:	0802a710 	.word	0x0802a710
 8014cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014cfc:	429a      	cmp	r2, r3
 8014cfe:	bfa8      	it	ge
 8014d00:	461a      	movge	r2, r3
 8014d02:	2a00      	cmp	r2, #0
 8014d04:	4691      	mov	r9, r2
 8014d06:	dc37      	bgt.n	8014d78 <_printf_float+0x374>
 8014d08:	f04f 0b00 	mov.w	fp, #0
 8014d0c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014d10:	f104 021a 	add.w	r2, r4, #26
 8014d14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014d16:	9305      	str	r3, [sp, #20]
 8014d18:	eba3 0309 	sub.w	r3, r3, r9
 8014d1c:	455b      	cmp	r3, fp
 8014d1e:	dc33      	bgt.n	8014d88 <_printf_float+0x384>
 8014d20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014d24:	429a      	cmp	r2, r3
 8014d26:	db3b      	blt.n	8014da0 <_printf_float+0x39c>
 8014d28:	6823      	ldr	r3, [r4, #0]
 8014d2a:	07da      	lsls	r2, r3, #31
 8014d2c:	d438      	bmi.n	8014da0 <_printf_float+0x39c>
 8014d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d30:	9a05      	ldr	r2, [sp, #20]
 8014d32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014d34:	1a9a      	subs	r2, r3, r2
 8014d36:	eba3 0901 	sub.w	r9, r3, r1
 8014d3a:	4591      	cmp	r9, r2
 8014d3c:	bfa8      	it	ge
 8014d3e:	4691      	movge	r9, r2
 8014d40:	f1b9 0f00 	cmp.w	r9, #0
 8014d44:	dc35      	bgt.n	8014db2 <_printf_float+0x3ae>
 8014d46:	f04f 0800 	mov.w	r8, #0
 8014d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014d4e:	f104 0a1a 	add.w	sl, r4, #26
 8014d52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014d56:	1a9b      	subs	r3, r3, r2
 8014d58:	eba3 0309 	sub.w	r3, r3, r9
 8014d5c:	4543      	cmp	r3, r8
 8014d5e:	f77f af79 	ble.w	8014c54 <_printf_float+0x250>
 8014d62:	2301      	movs	r3, #1
 8014d64:	4652      	mov	r2, sl
 8014d66:	4631      	mov	r1, r6
 8014d68:	4628      	mov	r0, r5
 8014d6a:	47b8      	blx	r7
 8014d6c:	3001      	adds	r0, #1
 8014d6e:	f43f aeaa 	beq.w	8014ac6 <_printf_float+0xc2>
 8014d72:	f108 0801 	add.w	r8, r8, #1
 8014d76:	e7ec      	b.n	8014d52 <_printf_float+0x34e>
 8014d78:	4613      	mov	r3, r2
 8014d7a:	4631      	mov	r1, r6
 8014d7c:	4642      	mov	r2, r8
 8014d7e:	4628      	mov	r0, r5
 8014d80:	47b8      	blx	r7
 8014d82:	3001      	adds	r0, #1
 8014d84:	d1c0      	bne.n	8014d08 <_printf_float+0x304>
 8014d86:	e69e      	b.n	8014ac6 <_printf_float+0xc2>
 8014d88:	2301      	movs	r3, #1
 8014d8a:	4631      	mov	r1, r6
 8014d8c:	4628      	mov	r0, r5
 8014d8e:	9205      	str	r2, [sp, #20]
 8014d90:	47b8      	blx	r7
 8014d92:	3001      	adds	r0, #1
 8014d94:	f43f ae97 	beq.w	8014ac6 <_printf_float+0xc2>
 8014d98:	9a05      	ldr	r2, [sp, #20]
 8014d9a:	f10b 0b01 	add.w	fp, fp, #1
 8014d9e:	e7b9      	b.n	8014d14 <_printf_float+0x310>
 8014da0:	ee18 3a10 	vmov	r3, s16
 8014da4:	4652      	mov	r2, sl
 8014da6:	4631      	mov	r1, r6
 8014da8:	4628      	mov	r0, r5
 8014daa:	47b8      	blx	r7
 8014dac:	3001      	adds	r0, #1
 8014dae:	d1be      	bne.n	8014d2e <_printf_float+0x32a>
 8014db0:	e689      	b.n	8014ac6 <_printf_float+0xc2>
 8014db2:	9a05      	ldr	r2, [sp, #20]
 8014db4:	464b      	mov	r3, r9
 8014db6:	4442      	add	r2, r8
 8014db8:	4631      	mov	r1, r6
 8014dba:	4628      	mov	r0, r5
 8014dbc:	47b8      	blx	r7
 8014dbe:	3001      	adds	r0, #1
 8014dc0:	d1c1      	bne.n	8014d46 <_printf_float+0x342>
 8014dc2:	e680      	b.n	8014ac6 <_printf_float+0xc2>
 8014dc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014dc6:	2a01      	cmp	r2, #1
 8014dc8:	dc01      	bgt.n	8014dce <_printf_float+0x3ca>
 8014dca:	07db      	lsls	r3, r3, #31
 8014dcc:	d538      	bpl.n	8014e40 <_printf_float+0x43c>
 8014dce:	2301      	movs	r3, #1
 8014dd0:	4642      	mov	r2, r8
 8014dd2:	4631      	mov	r1, r6
 8014dd4:	4628      	mov	r0, r5
 8014dd6:	47b8      	blx	r7
 8014dd8:	3001      	adds	r0, #1
 8014dda:	f43f ae74 	beq.w	8014ac6 <_printf_float+0xc2>
 8014dde:	ee18 3a10 	vmov	r3, s16
 8014de2:	4652      	mov	r2, sl
 8014de4:	4631      	mov	r1, r6
 8014de6:	4628      	mov	r0, r5
 8014de8:	47b8      	blx	r7
 8014dea:	3001      	adds	r0, #1
 8014dec:	f43f ae6b 	beq.w	8014ac6 <_printf_float+0xc2>
 8014df0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014df4:	2200      	movs	r2, #0
 8014df6:	2300      	movs	r3, #0
 8014df8:	f7eb fe8e 	bl	8000b18 <__aeabi_dcmpeq>
 8014dfc:	b9d8      	cbnz	r0, 8014e36 <_printf_float+0x432>
 8014dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e00:	f108 0201 	add.w	r2, r8, #1
 8014e04:	3b01      	subs	r3, #1
 8014e06:	4631      	mov	r1, r6
 8014e08:	4628      	mov	r0, r5
 8014e0a:	47b8      	blx	r7
 8014e0c:	3001      	adds	r0, #1
 8014e0e:	d10e      	bne.n	8014e2e <_printf_float+0x42a>
 8014e10:	e659      	b.n	8014ac6 <_printf_float+0xc2>
 8014e12:	2301      	movs	r3, #1
 8014e14:	4652      	mov	r2, sl
 8014e16:	4631      	mov	r1, r6
 8014e18:	4628      	mov	r0, r5
 8014e1a:	47b8      	blx	r7
 8014e1c:	3001      	adds	r0, #1
 8014e1e:	f43f ae52 	beq.w	8014ac6 <_printf_float+0xc2>
 8014e22:	f108 0801 	add.w	r8, r8, #1
 8014e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e28:	3b01      	subs	r3, #1
 8014e2a:	4543      	cmp	r3, r8
 8014e2c:	dcf1      	bgt.n	8014e12 <_printf_float+0x40e>
 8014e2e:	464b      	mov	r3, r9
 8014e30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014e34:	e6dc      	b.n	8014bf0 <_printf_float+0x1ec>
 8014e36:	f04f 0800 	mov.w	r8, #0
 8014e3a:	f104 0a1a 	add.w	sl, r4, #26
 8014e3e:	e7f2      	b.n	8014e26 <_printf_float+0x422>
 8014e40:	2301      	movs	r3, #1
 8014e42:	4642      	mov	r2, r8
 8014e44:	e7df      	b.n	8014e06 <_printf_float+0x402>
 8014e46:	2301      	movs	r3, #1
 8014e48:	464a      	mov	r2, r9
 8014e4a:	4631      	mov	r1, r6
 8014e4c:	4628      	mov	r0, r5
 8014e4e:	47b8      	blx	r7
 8014e50:	3001      	adds	r0, #1
 8014e52:	f43f ae38 	beq.w	8014ac6 <_printf_float+0xc2>
 8014e56:	f108 0801 	add.w	r8, r8, #1
 8014e5a:	68e3      	ldr	r3, [r4, #12]
 8014e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014e5e:	1a5b      	subs	r3, r3, r1
 8014e60:	4543      	cmp	r3, r8
 8014e62:	dcf0      	bgt.n	8014e46 <_printf_float+0x442>
 8014e64:	e6fa      	b.n	8014c5c <_printf_float+0x258>
 8014e66:	f04f 0800 	mov.w	r8, #0
 8014e6a:	f104 0919 	add.w	r9, r4, #25
 8014e6e:	e7f4      	b.n	8014e5a <_printf_float+0x456>

08014e70 <_printf_common>:
 8014e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e74:	4616      	mov	r6, r2
 8014e76:	4699      	mov	r9, r3
 8014e78:	688a      	ldr	r2, [r1, #8]
 8014e7a:	690b      	ldr	r3, [r1, #16]
 8014e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014e80:	4293      	cmp	r3, r2
 8014e82:	bfb8      	it	lt
 8014e84:	4613      	movlt	r3, r2
 8014e86:	6033      	str	r3, [r6, #0]
 8014e88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014e8c:	4607      	mov	r7, r0
 8014e8e:	460c      	mov	r4, r1
 8014e90:	b10a      	cbz	r2, 8014e96 <_printf_common+0x26>
 8014e92:	3301      	adds	r3, #1
 8014e94:	6033      	str	r3, [r6, #0]
 8014e96:	6823      	ldr	r3, [r4, #0]
 8014e98:	0699      	lsls	r1, r3, #26
 8014e9a:	bf42      	ittt	mi
 8014e9c:	6833      	ldrmi	r3, [r6, #0]
 8014e9e:	3302      	addmi	r3, #2
 8014ea0:	6033      	strmi	r3, [r6, #0]
 8014ea2:	6825      	ldr	r5, [r4, #0]
 8014ea4:	f015 0506 	ands.w	r5, r5, #6
 8014ea8:	d106      	bne.n	8014eb8 <_printf_common+0x48>
 8014eaa:	f104 0a19 	add.w	sl, r4, #25
 8014eae:	68e3      	ldr	r3, [r4, #12]
 8014eb0:	6832      	ldr	r2, [r6, #0]
 8014eb2:	1a9b      	subs	r3, r3, r2
 8014eb4:	42ab      	cmp	r3, r5
 8014eb6:	dc26      	bgt.n	8014f06 <_printf_common+0x96>
 8014eb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014ebc:	1e13      	subs	r3, r2, #0
 8014ebe:	6822      	ldr	r2, [r4, #0]
 8014ec0:	bf18      	it	ne
 8014ec2:	2301      	movne	r3, #1
 8014ec4:	0692      	lsls	r2, r2, #26
 8014ec6:	d42b      	bmi.n	8014f20 <_printf_common+0xb0>
 8014ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014ecc:	4649      	mov	r1, r9
 8014ece:	4638      	mov	r0, r7
 8014ed0:	47c0      	blx	r8
 8014ed2:	3001      	adds	r0, #1
 8014ed4:	d01e      	beq.n	8014f14 <_printf_common+0xa4>
 8014ed6:	6823      	ldr	r3, [r4, #0]
 8014ed8:	68e5      	ldr	r5, [r4, #12]
 8014eda:	6832      	ldr	r2, [r6, #0]
 8014edc:	f003 0306 	and.w	r3, r3, #6
 8014ee0:	2b04      	cmp	r3, #4
 8014ee2:	bf08      	it	eq
 8014ee4:	1aad      	subeq	r5, r5, r2
 8014ee6:	68a3      	ldr	r3, [r4, #8]
 8014ee8:	6922      	ldr	r2, [r4, #16]
 8014eea:	bf0c      	ite	eq
 8014eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014ef0:	2500      	movne	r5, #0
 8014ef2:	4293      	cmp	r3, r2
 8014ef4:	bfc4      	itt	gt
 8014ef6:	1a9b      	subgt	r3, r3, r2
 8014ef8:	18ed      	addgt	r5, r5, r3
 8014efa:	2600      	movs	r6, #0
 8014efc:	341a      	adds	r4, #26
 8014efe:	42b5      	cmp	r5, r6
 8014f00:	d11a      	bne.n	8014f38 <_printf_common+0xc8>
 8014f02:	2000      	movs	r0, #0
 8014f04:	e008      	b.n	8014f18 <_printf_common+0xa8>
 8014f06:	2301      	movs	r3, #1
 8014f08:	4652      	mov	r2, sl
 8014f0a:	4649      	mov	r1, r9
 8014f0c:	4638      	mov	r0, r7
 8014f0e:	47c0      	blx	r8
 8014f10:	3001      	adds	r0, #1
 8014f12:	d103      	bne.n	8014f1c <_printf_common+0xac>
 8014f14:	f04f 30ff 	mov.w	r0, #4294967295
 8014f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f1c:	3501      	adds	r5, #1
 8014f1e:	e7c6      	b.n	8014eae <_printf_common+0x3e>
 8014f20:	18e1      	adds	r1, r4, r3
 8014f22:	1c5a      	adds	r2, r3, #1
 8014f24:	2030      	movs	r0, #48	; 0x30
 8014f26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014f2a:	4422      	add	r2, r4
 8014f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014f30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014f34:	3302      	adds	r3, #2
 8014f36:	e7c7      	b.n	8014ec8 <_printf_common+0x58>
 8014f38:	2301      	movs	r3, #1
 8014f3a:	4622      	mov	r2, r4
 8014f3c:	4649      	mov	r1, r9
 8014f3e:	4638      	mov	r0, r7
 8014f40:	47c0      	blx	r8
 8014f42:	3001      	adds	r0, #1
 8014f44:	d0e6      	beq.n	8014f14 <_printf_common+0xa4>
 8014f46:	3601      	adds	r6, #1
 8014f48:	e7d9      	b.n	8014efe <_printf_common+0x8e>
	...

08014f4c <_printf_i>:
 8014f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014f50:	7e0f      	ldrb	r7, [r1, #24]
 8014f52:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014f54:	2f78      	cmp	r7, #120	; 0x78
 8014f56:	4691      	mov	r9, r2
 8014f58:	4680      	mov	r8, r0
 8014f5a:	460c      	mov	r4, r1
 8014f5c:	469a      	mov	sl, r3
 8014f5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014f62:	d807      	bhi.n	8014f74 <_printf_i+0x28>
 8014f64:	2f62      	cmp	r7, #98	; 0x62
 8014f66:	d80a      	bhi.n	8014f7e <_printf_i+0x32>
 8014f68:	2f00      	cmp	r7, #0
 8014f6a:	f000 80d8 	beq.w	801511e <_printf_i+0x1d2>
 8014f6e:	2f58      	cmp	r7, #88	; 0x58
 8014f70:	f000 80a3 	beq.w	80150ba <_printf_i+0x16e>
 8014f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014f78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014f7c:	e03a      	b.n	8014ff4 <_printf_i+0xa8>
 8014f7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014f82:	2b15      	cmp	r3, #21
 8014f84:	d8f6      	bhi.n	8014f74 <_printf_i+0x28>
 8014f86:	a101      	add	r1, pc, #4	; (adr r1, 8014f8c <_printf_i+0x40>)
 8014f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014f8c:	08014fe5 	.word	0x08014fe5
 8014f90:	08014ff9 	.word	0x08014ff9
 8014f94:	08014f75 	.word	0x08014f75
 8014f98:	08014f75 	.word	0x08014f75
 8014f9c:	08014f75 	.word	0x08014f75
 8014fa0:	08014f75 	.word	0x08014f75
 8014fa4:	08014ff9 	.word	0x08014ff9
 8014fa8:	08014f75 	.word	0x08014f75
 8014fac:	08014f75 	.word	0x08014f75
 8014fb0:	08014f75 	.word	0x08014f75
 8014fb4:	08014f75 	.word	0x08014f75
 8014fb8:	08015105 	.word	0x08015105
 8014fbc:	08015029 	.word	0x08015029
 8014fc0:	080150e7 	.word	0x080150e7
 8014fc4:	08014f75 	.word	0x08014f75
 8014fc8:	08014f75 	.word	0x08014f75
 8014fcc:	08015127 	.word	0x08015127
 8014fd0:	08014f75 	.word	0x08014f75
 8014fd4:	08015029 	.word	0x08015029
 8014fd8:	08014f75 	.word	0x08014f75
 8014fdc:	08014f75 	.word	0x08014f75
 8014fe0:	080150ef 	.word	0x080150ef
 8014fe4:	682b      	ldr	r3, [r5, #0]
 8014fe6:	1d1a      	adds	r2, r3, #4
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	602a      	str	r2, [r5, #0]
 8014fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014ff4:	2301      	movs	r3, #1
 8014ff6:	e0a3      	b.n	8015140 <_printf_i+0x1f4>
 8014ff8:	6820      	ldr	r0, [r4, #0]
 8014ffa:	6829      	ldr	r1, [r5, #0]
 8014ffc:	0606      	lsls	r6, r0, #24
 8014ffe:	f101 0304 	add.w	r3, r1, #4
 8015002:	d50a      	bpl.n	801501a <_printf_i+0xce>
 8015004:	680e      	ldr	r6, [r1, #0]
 8015006:	602b      	str	r3, [r5, #0]
 8015008:	2e00      	cmp	r6, #0
 801500a:	da03      	bge.n	8015014 <_printf_i+0xc8>
 801500c:	232d      	movs	r3, #45	; 0x2d
 801500e:	4276      	negs	r6, r6
 8015010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015014:	485e      	ldr	r0, [pc, #376]	; (8015190 <_printf_i+0x244>)
 8015016:	230a      	movs	r3, #10
 8015018:	e019      	b.n	801504e <_printf_i+0x102>
 801501a:	680e      	ldr	r6, [r1, #0]
 801501c:	602b      	str	r3, [r5, #0]
 801501e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015022:	bf18      	it	ne
 8015024:	b236      	sxthne	r6, r6
 8015026:	e7ef      	b.n	8015008 <_printf_i+0xbc>
 8015028:	682b      	ldr	r3, [r5, #0]
 801502a:	6820      	ldr	r0, [r4, #0]
 801502c:	1d19      	adds	r1, r3, #4
 801502e:	6029      	str	r1, [r5, #0]
 8015030:	0601      	lsls	r1, r0, #24
 8015032:	d501      	bpl.n	8015038 <_printf_i+0xec>
 8015034:	681e      	ldr	r6, [r3, #0]
 8015036:	e002      	b.n	801503e <_printf_i+0xf2>
 8015038:	0646      	lsls	r6, r0, #25
 801503a:	d5fb      	bpl.n	8015034 <_printf_i+0xe8>
 801503c:	881e      	ldrh	r6, [r3, #0]
 801503e:	4854      	ldr	r0, [pc, #336]	; (8015190 <_printf_i+0x244>)
 8015040:	2f6f      	cmp	r7, #111	; 0x6f
 8015042:	bf0c      	ite	eq
 8015044:	2308      	moveq	r3, #8
 8015046:	230a      	movne	r3, #10
 8015048:	2100      	movs	r1, #0
 801504a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801504e:	6865      	ldr	r5, [r4, #4]
 8015050:	60a5      	str	r5, [r4, #8]
 8015052:	2d00      	cmp	r5, #0
 8015054:	bfa2      	ittt	ge
 8015056:	6821      	ldrge	r1, [r4, #0]
 8015058:	f021 0104 	bicge.w	r1, r1, #4
 801505c:	6021      	strge	r1, [r4, #0]
 801505e:	b90e      	cbnz	r6, 8015064 <_printf_i+0x118>
 8015060:	2d00      	cmp	r5, #0
 8015062:	d04d      	beq.n	8015100 <_printf_i+0x1b4>
 8015064:	4615      	mov	r5, r2
 8015066:	fbb6 f1f3 	udiv	r1, r6, r3
 801506a:	fb03 6711 	mls	r7, r3, r1, r6
 801506e:	5dc7      	ldrb	r7, [r0, r7]
 8015070:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8015074:	4637      	mov	r7, r6
 8015076:	42bb      	cmp	r3, r7
 8015078:	460e      	mov	r6, r1
 801507a:	d9f4      	bls.n	8015066 <_printf_i+0x11a>
 801507c:	2b08      	cmp	r3, #8
 801507e:	d10b      	bne.n	8015098 <_printf_i+0x14c>
 8015080:	6823      	ldr	r3, [r4, #0]
 8015082:	07de      	lsls	r6, r3, #31
 8015084:	d508      	bpl.n	8015098 <_printf_i+0x14c>
 8015086:	6923      	ldr	r3, [r4, #16]
 8015088:	6861      	ldr	r1, [r4, #4]
 801508a:	4299      	cmp	r1, r3
 801508c:	bfde      	ittt	le
 801508e:	2330      	movle	r3, #48	; 0x30
 8015090:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015094:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015098:	1b52      	subs	r2, r2, r5
 801509a:	6122      	str	r2, [r4, #16]
 801509c:	f8cd a000 	str.w	sl, [sp]
 80150a0:	464b      	mov	r3, r9
 80150a2:	aa03      	add	r2, sp, #12
 80150a4:	4621      	mov	r1, r4
 80150a6:	4640      	mov	r0, r8
 80150a8:	f7ff fee2 	bl	8014e70 <_printf_common>
 80150ac:	3001      	adds	r0, #1
 80150ae:	d14c      	bne.n	801514a <_printf_i+0x1fe>
 80150b0:	f04f 30ff 	mov.w	r0, #4294967295
 80150b4:	b004      	add	sp, #16
 80150b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150ba:	4835      	ldr	r0, [pc, #212]	; (8015190 <_printf_i+0x244>)
 80150bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80150c0:	6829      	ldr	r1, [r5, #0]
 80150c2:	6823      	ldr	r3, [r4, #0]
 80150c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80150c8:	6029      	str	r1, [r5, #0]
 80150ca:	061d      	lsls	r5, r3, #24
 80150cc:	d514      	bpl.n	80150f8 <_printf_i+0x1ac>
 80150ce:	07df      	lsls	r7, r3, #31
 80150d0:	bf44      	itt	mi
 80150d2:	f043 0320 	orrmi.w	r3, r3, #32
 80150d6:	6023      	strmi	r3, [r4, #0]
 80150d8:	b91e      	cbnz	r6, 80150e2 <_printf_i+0x196>
 80150da:	6823      	ldr	r3, [r4, #0]
 80150dc:	f023 0320 	bic.w	r3, r3, #32
 80150e0:	6023      	str	r3, [r4, #0]
 80150e2:	2310      	movs	r3, #16
 80150e4:	e7b0      	b.n	8015048 <_printf_i+0xfc>
 80150e6:	6823      	ldr	r3, [r4, #0]
 80150e8:	f043 0320 	orr.w	r3, r3, #32
 80150ec:	6023      	str	r3, [r4, #0]
 80150ee:	2378      	movs	r3, #120	; 0x78
 80150f0:	4828      	ldr	r0, [pc, #160]	; (8015194 <_printf_i+0x248>)
 80150f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80150f6:	e7e3      	b.n	80150c0 <_printf_i+0x174>
 80150f8:	0659      	lsls	r1, r3, #25
 80150fa:	bf48      	it	mi
 80150fc:	b2b6      	uxthmi	r6, r6
 80150fe:	e7e6      	b.n	80150ce <_printf_i+0x182>
 8015100:	4615      	mov	r5, r2
 8015102:	e7bb      	b.n	801507c <_printf_i+0x130>
 8015104:	682b      	ldr	r3, [r5, #0]
 8015106:	6826      	ldr	r6, [r4, #0]
 8015108:	6961      	ldr	r1, [r4, #20]
 801510a:	1d18      	adds	r0, r3, #4
 801510c:	6028      	str	r0, [r5, #0]
 801510e:	0635      	lsls	r5, r6, #24
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	d501      	bpl.n	8015118 <_printf_i+0x1cc>
 8015114:	6019      	str	r1, [r3, #0]
 8015116:	e002      	b.n	801511e <_printf_i+0x1d2>
 8015118:	0670      	lsls	r0, r6, #25
 801511a:	d5fb      	bpl.n	8015114 <_printf_i+0x1c8>
 801511c:	8019      	strh	r1, [r3, #0]
 801511e:	2300      	movs	r3, #0
 8015120:	6123      	str	r3, [r4, #16]
 8015122:	4615      	mov	r5, r2
 8015124:	e7ba      	b.n	801509c <_printf_i+0x150>
 8015126:	682b      	ldr	r3, [r5, #0]
 8015128:	1d1a      	adds	r2, r3, #4
 801512a:	602a      	str	r2, [r5, #0]
 801512c:	681d      	ldr	r5, [r3, #0]
 801512e:	6862      	ldr	r2, [r4, #4]
 8015130:	2100      	movs	r1, #0
 8015132:	4628      	mov	r0, r5
 8015134:	f7eb f87c 	bl	8000230 <memchr>
 8015138:	b108      	cbz	r0, 801513e <_printf_i+0x1f2>
 801513a:	1b40      	subs	r0, r0, r5
 801513c:	6060      	str	r0, [r4, #4]
 801513e:	6863      	ldr	r3, [r4, #4]
 8015140:	6123      	str	r3, [r4, #16]
 8015142:	2300      	movs	r3, #0
 8015144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015148:	e7a8      	b.n	801509c <_printf_i+0x150>
 801514a:	6923      	ldr	r3, [r4, #16]
 801514c:	462a      	mov	r2, r5
 801514e:	4649      	mov	r1, r9
 8015150:	4640      	mov	r0, r8
 8015152:	47d0      	blx	sl
 8015154:	3001      	adds	r0, #1
 8015156:	d0ab      	beq.n	80150b0 <_printf_i+0x164>
 8015158:	6823      	ldr	r3, [r4, #0]
 801515a:	079b      	lsls	r3, r3, #30
 801515c:	d413      	bmi.n	8015186 <_printf_i+0x23a>
 801515e:	68e0      	ldr	r0, [r4, #12]
 8015160:	9b03      	ldr	r3, [sp, #12]
 8015162:	4298      	cmp	r0, r3
 8015164:	bfb8      	it	lt
 8015166:	4618      	movlt	r0, r3
 8015168:	e7a4      	b.n	80150b4 <_printf_i+0x168>
 801516a:	2301      	movs	r3, #1
 801516c:	4632      	mov	r2, r6
 801516e:	4649      	mov	r1, r9
 8015170:	4640      	mov	r0, r8
 8015172:	47d0      	blx	sl
 8015174:	3001      	adds	r0, #1
 8015176:	d09b      	beq.n	80150b0 <_printf_i+0x164>
 8015178:	3501      	adds	r5, #1
 801517a:	68e3      	ldr	r3, [r4, #12]
 801517c:	9903      	ldr	r1, [sp, #12]
 801517e:	1a5b      	subs	r3, r3, r1
 8015180:	42ab      	cmp	r3, r5
 8015182:	dcf2      	bgt.n	801516a <_printf_i+0x21e>
 8015184:	e7eb      	b.n	801515e <_printf_i+0x212>
 8015186:	2500      	movs	r5, #0
 8015188:	f104 0619 	add.w	r6, r4, #25
 801518c:	e7f5      	b.n	801517a <_printf_i+0x22e>
 801518e:	bf00      	nop
 8015190:	0802a712 	.word	0x0802a712
 8015194:	0802a723 	.word	0x0802a723

08015198 <_scanf_float>:
 8015198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801519c:	b087      	sub	sp, #28
 801519e:	4617      	mov	r7, r2
 80151a0:	9303      	str	r3, [sp, #12]
 80151a2:	688b      	ldr	r3, [r1, #8]
 80151a4:	1e5a      	subs	r2, r3, #1
 80151a6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80151aa:	bf83      	ittte	hi
 80151ac:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80151b0:	195b      	addhi	r3, r3, r5
 80151b2:	9302      	strhi	r3, [sp, #8]
 80151b4:	2300      	movls	r3, #0
 80151b6:	bf86      	itte	hi
 80151b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80151bc:	608b      	strhi	r3, [r1, #8]
 80151be:	9302      	strls	r3, [sp, #8]
 80151c0:	680b      	ldr	r3, [r1, #0]
 80151c2:	468b      	mov	fp, r1
 80151c4:	2500      	movs	r5, #0
 80151c6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80151ca:	f84b 3b1c 	str.w	r3, [fp], #28
 80151ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80151d2:	4680      	mov	r8, r0
 80151d4:	460c      	mov	r4, r1
 80151d6:	465e      	mov	r6, fp
 80151d8:	46aa      	mov	sl, r5
 80151da:	46a9      	mov	r9, r5
 80151dc:	9501      	str	r5, [sp, #4]
 80151de:	68a2      	ldr	r2, [r4, #8]
 80151e0:	b152      	cbz	r2, 80151f8 <_scanf_float+0x60>
 80151e2:	683b      	ldr	r3, [r7, #0]
 80151e4:	781b      	ldrb	r3, [r3, #0]
 80151e6:	2b4e      	cmp	r3, #78	; 0x4e
 80151e8:	d864      	bhi.n	80152b4 <_scanf_float+0x11c>
 80151ea:	2b40      	cmp	r3, #64	; 0x40
 80151ec:	d83c      	bhi.n	8015268 <_scanf_float+0xd0>
 80151ee:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80151f2:	b2c8      	uxtb	r0, r1
 80151f4:	280e      	cmp	r0, #14
 80151f6:	d93a      	bls.n	801526e <_scanf_float+0xd6>
 80151f8:	f1b9 0f00 	cmp.w	r9, #0
 80151fc:	d003      	beq.n	8015206 <_scanf_float+0x6e>
 80151fe:	6823      	ldr	r3, [r4, #0]
 8015200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015204:	6023      	str	r3, [r4, #0]
 8015206:	f10a 3aff 	add.w	sl, sl, #4294967295
 801520a:	f1ba 0f01 	cmp.w	sl, #1
 801520e:	f200 8113 	bhi.w	8015438 <_scanf_float+0x2a0>
 8015212:	455e      	cmp	r6, fp
 8015214:	f200 8105 	bhi.w	8015422 <_scanf_float+0x28a>
 8015218:	2501      	movs	r5, #1
 801521a:	4628      	mov	r0, r5
 801521c:	b007      	add	sp, #28
 801521e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015222:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8015226:	2a0d      	cmp	r2, #13
 8015228:	d8e6      	bhi.n	80151f8 <_scanf_float+0x60>
 801522a:	a101      	add	r1, pc, #4	; (adr r1, 8015230 <_scanf_float+0x98>)
 801522c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015230:	0801536f 	.word	0x0801536f
 8015234:	080151f9 	.word	0x080151f9
 8015238:	080151f9 	.word	0x080151f9
 801523c:	080151f9 	.word	0x080151f9
 8015240:	080153cf 	.word	0x080153cf
 8015244:	080153a7 	.word	0x080153a7
 8015248:	080151f9 	.word	0x080151f9
 801524c:	080151f9 	.word	0x080151f9
 8015250:	0801537d 	.word	0x0801537d
 8015254:	080151f9 	.word	0x080151f9
 8015258:	080151f9 	.word	0x080151f9
 801525c:	080151f9 	.word	0x080151f9
 8015260:	080151f9 	.word	0x080151f9
 8015264:	08015335 	.word	0x08015335
 8015268:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801526c:	e7db      	b.n	8015226 <_scanf_float+0x8e>
 801526e:	290e      	cmp	r1, #14
 8015270:	d8c2      	bhi.n	80151f8 <_scanf_float+0x60>
 8015272:	a001      	add	r0, pc, #4	; (adr r0, 8015278 <_scanf_float+0xe0>)
 8015274:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8015278:	08015327 	.word	0x08015327
 801527c:	080151f9 	.word	0x080151f9
 8015280:	08015327 	.word	0x08015327
 8015284:	080153bb 	.word	0x080153bb
 8015288:	080151f9 	.word	0x080151f9
 801528c:	080152d5 	.word	0x080152d5
 8015290:	08015311 	.word	0x08015311
 8015294:	08015311 	.word	0x08015311
 8015298:	08015311 	.word	0x08015311
 801529c:	08015311 	.word	0x08015311
 80152a0:	08015311 	.word	0x08015311
 80152a4:	08015311 	.word	0x08015311
 80152a8:	08015311 	.word	0x08015311
 80152ac:	08015311 	.word	0x08015311
 80152b0:	08015311 	.word	0x08015311
 80152b4:	2b6e      	cmp	r3, #110	; 0x6e
 80152b6:	d809      	bhi.n	80152cc <_scanf_float+0x134>
 80152b8:	2b60      	cmp	r3, #96	; 0x60
 80152ba:	d8b2      	bhi.n	8015222 <_scanf_float+0x8a>
 80152bc:	2b54      	cmp	r3, #84	; 0x54
 80152be:	d077      	beq.n	80153b0 <_scanf_float+0x218>
 80152c0:	2b59      	cmp	r3, #89	; 0x59
 80152c2:	d199      	bne.n	80151f8 <_scanf_float+0x60>
 80152c4:	2d07      	cmp	r5, #7
 80152c6:	d197      	bne.n	80151f8 <_scanf_float+0x60>
 80152c8:	2508      	movs	r5, #8
 80152ca:	e029      	b.n	8015320 <_scanf_float+0x188>
 80152cc:	2b74      	cmp	r3, #116	; 0x74
 80152ce:	d06f      	beq.n	80153b0 <_scanf_float+0x218>
 80152d0:	2b79      	cmp	r3, #121	; 0x79
 80152d2:	e7f6      	b.n	80152c2 <_scanf_float+0x12a>
 80152d4:	6821      	ldr	r1, [r4, #0]
 80152d6:	05c8      	lsls	r0, r1, #23
 80152d8:	d51a      	bpl.n	8015310 <_scanf_float+0x178>
 80152da:	9b02      	ldr	r3, [sp, #8]
 80152dc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80152e0:	6021      	str	r1, [r4, #0]
 80152e2:	f109 0901 	add.w	r9, r9, #1
 80152e6:	b11b      	cbz	r3, 80152f0 <_scanf_float+0x158>
 80152e8:	3b01      	subs	r3, #1
 80152ea:	3201      	adds	r2, #1
 80152ec:	9302      	str	r3, [sp, #8]
 80152ee:	60a2      	str	r2, [r4, #8]
 80152f0:	68a3      	ldr	r3, [r4, #8]
 80152f2:	3b01      	subs	r3, #1
 80152f4:	60a3      	str	r3, [r4, #8]
 80152f6:	6923      	ldr	r3, [r4, #16]
 80152f8:	3301      	adds	r3, #1
 80152fa:	6123      	str	r3, [r4, #16]
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	3b01      	subs	r3, #1
 8015300:	2b00      	cmp	r3, #0
 8015302:	607b      	str	r3, [r7, #4]
 8015304:	f340 8084 	ble.w	8015410 <_scanf_float+0x278>
 8015308:	683b      	ldr	r3, [r7, #0]
 801530a:	3301      	adds	r3, #1
 801530c:	603b      	str	r3, [r7, #0]
 801530e:	e766      	b.n	80151de <_scanf_float+0x46>
 8015310:	eb1a 0f05 	cmn.w	sl, r5
 8015314:	f47f af70 	bne.w	80151f8 <_scanf_float+0x60>
 8015318:	6822      	ldr	r2, [r4, #0]
 801531a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801531e:	6022      	str	r2, [r4, #0]
 8015320:	f806 3b01 	strb.w	r3, [r6], #1
 8015324:	e7e4      	b.n	80152f0 <_scanf_float+0x158>
 8015326:	6822      	ldr	r2, [r4, #0]
 8015328:	0610      	lsls	r0, r2, #24
 801532a:	f57f af65 	bpl.w	80151f8 <_scanf_float+0x60>
 801532e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8015332:	e7f4      	b.n	801531e <_scanf_float+0x186>
 8015334:	f1ba 0f00 	cmp.w	sl, #0
 8015338:	d10e      	bne.n	8015358 <_scanf_float+0x1c0>
 801533a:	f1b9 0f00 	cmp.w	r9, #0
 801533e:	d10e      	bne.n	801535e <_scanf_float+0x1c6>
 8015340:	6822      	ldr	r2, [r4, #0]
 8015342:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8015346:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801534a:	d108      	bne.n	801535e <_scanf_float+0x1c6>
 801534c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8015350:	6022      	str	r2, [r4, #0]
 8015352:	f04f 0a01 	mov.w	sl, #1
 8015356:	e7e3      	b.n	8015320 <_scanf_float+0x188>
 8015358:	f1ba 0f02 	cmp.w	sl, #2
 801535c:	d055      	beq.n	801540a <_scanf_float+0x272>
 801535e:	2d01      	cmp	r5, #1
 8015360:	d002      	beq.n	8015368 <_scanf_float+0x1d0>
 8015362:	2d04      	cmp	r5, #4
 8015364:	f47f af48 	bne.w	80151f8 <_scanf_float+0x60>
 8015368:	3501      	adds	r5, #1
 801536a:	b2ed      	uxtb	r5, r5
 801536c:	e7d8      	b.n	8015320 <_scanf_float+0x188>
 801536e:	f1ba 0f01 	cmp.w	sl, #1
 8015372:	f47f af41 	bne.w	80151f8 <_scanf_float+0x60>
 8015376:	f04f 0a02 	mov.w	sl, #2
 801537a:	e7d1      	b.n	8015320 <_scanf_float+0x188>
 801537c:	b97d      	cbnz	r5, 801539e <_scanf_float+0x206>
 801537e:	f1b9 0f00 	cmp.w	r9, #0
 8015382:	f47f af3c 	bne.w	80151fe <_scanf_float+0x66>
 8015386:	6822      	ldr	r2, [r4, #0]
 8015388:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801538c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8015390:	f47f af39 	bne.w	8015206 <_scanf_float+0x6e>
 8015394:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8015398:	6022      	str	r2, [r4, #0]
 801539a:	2501      	movs	r5, #1
 801539c:	e7c0      	b.n	8015320 <_scanf_float+0x188>
 801539e:	2d03      	cmp	r5, #3
 80153a0:	d0e2      	beq.n	8015368 <_scanf_float+0x1d0>
 80153a2:	2d05      	cmp	r5, #5
 80153a4:	e7de      	b.n	8015364 <_scanf_float+0x1cc>
 80153a6:	2d02      	cmp	r5, #2
 80153a8:	f47f af26 	bne.w	80151f8 <_scanf_float+0x60>
 80153ac:	2503      	movs	r5, #3
 80153ae:	e7b7      	b.n	8015320 <_scanf_float+0x188>
 80153b0:	2d06      	cmp	r5, #6
 80153b2:	f47f af21 	bne.w	80151f8 <_scanf_float+0x60>
 80153b6:	2507      	movs	r5, #7
 80153b8:	e7b2      	b.n	8015320 <_scanf_float+0x188>
 80153ba:	6822      	ldr	r2, [r4, #0]
 80153bc:	0591      	lsls	r1, r2, #22
 80153be:	f57f af1b 	bpl.w	80151f8 <_scanf_float+0x60>
 80153c2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80153c6:	6022      	str	r2, [r4, #0]
 80153c8:	f8cd 9004 	str.w	r9, [sp, #4]
 80153cc:	e7a8      	b.n	8015320 <_scanf_float+0x188>
 80153ce:	6822      	ldr	r2, [r4, #0]
 80153d0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80153d4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80153d8:	d006      	beq.n	80153e8 <_scanf_float+0x250>
 80153da:	0550      	lsls	r0, r2, #21
 80153dc:	f57f af0c 	bpl.w	80151f8 <_scanf_float+0x60>
 80153e0:	f1b9 0f00 	cmp.w	r9, #0
 80153e4:	f43f af0f 	beq.w	8015206 <_scanf_float+0x6e>
 80153e8:	0591      	lsls	r1, r2, #22
 80153ea:	bf58      	it	pl
 80153ec:	9901      	ldrpl	r1, [sp, #4]
 80153ee:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80153f2:	bf58      	it	pl
 80153f4:	eba9 0101 	subpl.w	r1, r9, r1
 80153f8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80153fc:	bf58      	it	pl
 80153fe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8015402:	6022      	str	r2, [r4, #0]
 8015404:	f04f 0900 	mov.w	r9, #0
 8015408:	e78a      	b.n	8015320 <_scanf_float+0x188>
 801540a:	f04f 0a03 	mov.w	sl, #3
 801540e:	e787      	b.n	8015320 <_scanf_float+0x188>
 8015410:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015414:	4639      	mov	r1, r7
 8015416:	4640      	mov	r0, r8
 8015418:	4798      	blx	r3
 801541a:	2800      	cmp	r0, #0
 801541c:	f43f aedf 	beq.w	80151de <_scanf_float+0x46>
 8015420:	e6ea      	b.n	80151f8 <_scanf_float+0x60>
 8015422:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015426:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801542a:	463a      	mov	r2, r7
 801542c:	4640      	mov	r0, r8
 801542e:	4798      	blx	r3
 8015430:	6923      	ldr	r3, [r4, #16]
 8015432:	3b01      	subs	r3, #1
 8015434:	6123      	str	r3, [r4, #16]
 8015436:	e6ec      	b.n	8015212 <_scanf_float+0x7a>
 8015438:	1e6b      	subs	r3, r5, #1
 801543a:	2b06      	cmp	r3, #6
 801543c:	d825      	bhi.n	801548a <_scanf_float+0x2f2>
 801543e:	2d02      	cmp	r5, #2
 8015440:	d836      	bhi.n	80154b0 <_scanf_float+0x318>
 8015442:	455e      	cmp	r6, fp
 8015444:	f67f aee8 	bls.w	8015218 <_scanf_float+0x80>
 8015448:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801544c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8015450:	463a      	mov	r2, r7
 8015452:	4640      	mov	r0, r8
 8015454:	4798      	blx	r3
 8015456:	6923      	ldr	r3, [r4, #16]
 8015458:	3b01      	subs	r3, #1
 801545a:	6123      	str	r3, [r4, #16]
 801545c:	e7f1      	b.n	8015442 <_scanf_float+0x2aa>
 801545e:	9802      	ldr	r0, [sp, #8]
 8015460:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015464:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8015468:	9002      	str	r0, [sp, #8]
 801546a:	463a      	mov	r2, r7
 801546c:	4640      	mov	r0, r8
 801546e:	4798      	blx	r3
 8015470:	6923      	ldr	r3, [r4, #16]
 8015472:	3b01      	subs	r3, #1
 8015474:	6123      	str	r3, [r4, #16]
 8015476:	f10a 3aff 	add.w	sl, sl, #4294967295
 801547a:	fa5f fa8a 	uxtb.w	sl, sl
 801547e:	f1ba 0f02 	cmp.w	sl, #2
 8015482:	d1ec      	bne.n	801545e <_scanf_float+0x2c6>
 8015484:	3d03      	subs	r5, #3
 8015486:	b2ed      	uxtb	r5, r5
 8015488:	1b76      	subs	r6, r6, r5
 801548a:	6823      	ldr	r3, [r4, #0]
 801548c:	05da      	lsls	r2, r3, #23
 801548e:	d52f      	bpl.n	80154f0 <_scanf_float+0x358>
 8015490:	055b      	lsls	r3, r3, #21
 8015492:	d510      	bpl.n	80154b6 <_scanf_float+0x31e>
 8015494:	455e      	cmp	r6, fp
 8015496:	f67f aebf 	bls.w	8015218 <_scanf_float+0x80>
 801549a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801549e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80154a2:	463a      	mov	r2, r7
 80154a4:	4640      	mov	r0, r8
 80154a6:	4798      	blx	r3
 80154a8:	6923      	ldr	r3, [r4, #16]
 80154aa:	3b01      	subs	r3, #1
 80154ac:	6123      	str	r3, [r4, #16]
 80154ae:	e7f1      	b.n	8015494 <_scanf_float+0x2fc>
 80154b0:	46aa      	mov	sl, r5
 80154b2:	9602      	str	r6, [sp, #8]
 80154b4:	e7df      	b.n	8015476 <_scanf_float+0x2de>
 80154b6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80154ba:	6923      	ldr	r3, [r4, #16]
 80154bc:	2965      	cmp	r1, #101	; 0x65
 80154be:	f103 33ff 	add.w	r3, r3, #4294967295
 80154c2:	f106 35ff 	add.w	r5, r6, #4294967295
 80154c6:	6123      	str	r3, [r4, #16]
 80154c8:	d00c      	beq.n	80154e4 <_scanf_float+0x34c>
 80154ca:	2945      	cmp	r1, #69	; 0x45
 80154cc:	d00a      	beq.n	80154e4 <_scanf_float+0x34c>
 80154ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80154d2:	463a      	mov	r2, r7
 80154d4:	4640      	mov	r0, r8
 80154d6:	4798      	blx	r3
 80154d8:	6923      	ldr	r3, [r4, #16]
 80154da:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80154de:	3b01      	subs	r3, #1
 80154e0:	1eb5      	subs	r5, r6, #2
 80154e2:	6123      	str	r3, [r4, #16]
 80154e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80154e8:	463a      	mov	r2, r7
 80154ea:	4640      	mov	r0, r8
 80154ec:	4798      	blx	r3
 80154ee:	462e      	mov	r6, r5
 80154f0:	6825      	ldr	r5, [r4, #0]
 80154f2:	f015 0510 	ands.w	r5, r5, #16
 80154f6:	d159      	bne.n	80155ac <_scanf_float+0x414>
 80154f8:	7035      	strb	r5, [r6, #0]
 80154fa:	6823      	ldr	r3, [r4, #0]
 80154fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015500:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015504:	d11b      	bne.n	801553e <_scanf_float+0x3a6>
 8015506:	9b01      	ldr	r3, [sp, #4]
 8015508:	454b      	cmp	r3, r9
 801550a:	eba3 0209 	sub.w	r2, r3, r9
 801550e:	d123      	bne.n	8015558 <_scanf_float+0x3c0>
 8015510:	2200      	movs	r2, #0
 8015512:	4659      	mov	r1, fp
 8015514:	4640      	mov	r0, r8
 8015516:	f000 ff6d 	bl	80163f4 <_strtod_r>
 801551a:	6822      	ldr	r2, [r4, #0]
 801551c:	9b03      	ldr	r3, [sp, #12]
 801551e:	f012 0f02 	tst.w	r2, #2
 8015522:	ec57 6b10 	vmov	r6, r7, d0
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	d021      	beq.n	801556e <_scanf_float+0x3d6>
 801552a:	9903      	ldr	r1, [sp, #12]
 801552c:	1d1a      	adds	r2, r3, #4
 801552e:	600a      	str	r2, [r1, #0]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	e9c3 6700 	strd	r6, r7, [r3]
 8015536:	68e3      	ldr	r3, [r4, #12]
 8015538:	3301      	adds	r3, #1
 801553a:	60e3      	str	r3, [r4, #12]
 801553c:	e66d      	b.n	801521a <_scanf_float+0x82>
 801553e:	9b04      	ldr	r3, [sp, #16]
 8015540:	2b00      	cmp	r3, #0
 8015542:	d0e5      	beq.n	8015510 <_scanf_float+0x378>
 8015544:	9905      	ldr	r1, [sp, #20]
 8015546:	230a      	movs	r3, #10
 8015548:	462a      	mov	r2, r5
 801554a:	3101      	adds	r1, #1
 801554c:	4640      	mov	r0, r8
 801554e:	f000 ffd9 	bl	8016504 <_strtol_r>
 8015552:	9b04      	ldr	r3, [sp, #16]
 8015554:	9e05      	ldr	r6, [sp, #20]
 8015556:	1ac2      	subs	r2, r0, r3
 8015558:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801555c:	429e      	cmp	r6, r3
 801555e:	bf28      	it	cs
 8015560:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8015564:	4912      	ldr	r1, [pc, #72]	; (80155b0 <_scanf_float+0x418>)
 8015566:	4630      	mov	r0, r6
 8015568:	f000 f902 	bl	8015770 <siprintf>
 801556c:	e7d0      	b.n	8015510 <_scanf_float+0x378>
 801556e:	9903      	ldr	r1, [sp, #12]
 8015570:	f012 0f04 	tst.w	r2, #4
 8015574:	f103 0204 	add.w	r2, r3, #4
 8015578:	600a      	str	r2, [r1, #0]
 801557a:	d1d9      	bne.n	8015530 <_scanf_float+0x398>
 801557c:	f8d3 8000 	ldr.w	r8, [r3]
 8015580:	ee10 2a10 	vmov	r2, s0
 8015584:	ee10 0a10 	vmov	r0, s0
 8015588:	463b      	mov	r3, r7
 801558a:	4639      	mov	r1, r7
 801558c:	f7eb faf6 	bl	8000b7c <__aeabi_dcmpun>
 8015590:	b128      	cbz	r0, 801559e <_scanf_float+0x406>
 8015592:	4808      	ldr	r0, [pc, #32]	; (80155b4 <_scanf_float+0x41c>)
 8015594:	f000 f8e6 	bl	8015764 <nanf>
 8015598:	ed88 0a00 	vstr	s0, [r8]
 801559c:	e7cb      	b.n	8015536 <_scanf_float+0x39e>
 801559e:	4630      	mov	r0, r6
 80155a0:	4639      	mov	r1, r7
 80155a2:	f7eb fb49 	bl	8000c38 <__aeabi_d2f>
 80155a6:	f8c8 0000 	str.w	r0, [r8]
 80155aa:	e7c4      	b.n	8015536 <_scanf_float+0x39e>
 80155ac:	2500      	movs	r5, #0
 80155ae:	e634      	b.n	801521a <_scanf_float+0x82>
 80155b0:	0802a734 	.word	0x0802a734
 80155b4:	0802aba8 	.word	0x0802aba8

080155b8 <_sbrk_r>:
 80155b8:	b538      	push	{r3, r4, r5, lr}
 80155ba:	4d06      	ldr	r5, [pc, #24]	; (80155d4 <_sbrk_r+0x1c>)
 80155bc:	2300      	movs	r3, #0
 80155be:	4604      	mov	r4, r0
 80155c0:	4608      	mov	r0, r1
 80155c2:	602b      	str	r3, [r5, #0]
 80155c4:	f7ee f84e 	bl	8003664 <_sbrk>
 80155c8:	1c43      	adds	r3, r0, #1
 80155ca:	d102      	bne.n	80155d2 <_sbrk_r+0x1a>
 80155cc:	682b      	ldr	r3, [r5, #0]
 80155ce:	b103      	cbz	r3, 80155d2 <_sbrk_r+0x1a>
 80155d0:	6023      	str	r3, [r4, #0]
 80155d2:	bd38      	pop	{r3, r4, r5, pc}
 80155d4:	20002a84 	.word	0x20002a84

080155d8 <setvbuf>:
 80155d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80155dc:	461d      	mov	r5, r3
 80155de:	4b5d      	ldr	r3, [pc, #372]	; (8015754 <setvbuf+0x17c>)
 80155e0:	681f      	ldr	r7, [r3, #0]
 80155e2:	4604      	mov	r4, r0
 80155e4:	460e      	mov	r6, r1
 80155e6:	4690      	mov	r8, r2
 80155e8:	b127      	cbz	r7, 80155f4 <setvbuf+0x1c>
 80155ea:	69bb      	ldr	r3, [r7, #24]
 80155ec:	b913      	cbnz	r3, 80155f4 <setvbuf+0x1c>
 80155ee:	4638      	mov	r0, r7
 80155f0:	f001 ff1e 	bl	8017430 <__sinit>
 80155f4:	4b58      	ldr	r3, [pc, #352]	; (8015758 <setvbuf+0x180>)
 80155f6:	429c      	cmp	r4, r3
 80155f8:	d167      	bne.n	80156ca <setvbuf+0xf2>
 80155fa:	687c      	ldr	r4, [r7, #4]
 80155fc:	f1b8 0f02 	cmp.w	r8, #2
 8015600:	d006      	beq.n	8015610 <setvbuf+0x38>
 8015602:	f1b8 0f01 	cmp.w	r8, #1
 8015606:	f200 809f 	bhi.w	8015748 <setvbuf+0x170>
 801560a:	2d00      	cmp	r5, #0
 801560c:	f2c0 809c 	blt.w	8015748 <setvbuf+0x170>
 8015610:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015612:	07db      	lsls	r3, r3, #31
 8015614:	d405      	bmi.n	8015622 <setvbuf+0x4a>
 8015616:	89a3      	ldrh	r3, [r4, #12]
 8015618:	0598      	lsls	r0, r3, #22
 801561a:	d402      	bmi.n	8015622 <setvbuf+0x4a>
 801561c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801561e:	f002 fb18 	bl	8017c52 <__retarget_lock_acquire_recursive>
 8015622:	4621      	mov	r1, r4
 8015624:	4638      	mov	r0, r7
 8015626:	f001 fe6f 	bl	8017308 <_fflush_r>
 801562a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801562c:	b141      	cbz	r1, 8015640 <setvbuf+0x68>
 801562e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015632:	4299      	cmp	r1, r3
 8015634:	d002      	beq.n	801563c <setvbuf+0x64>
 8015636:	4638      	mov	r0, r7
 8015638:	f7ff f864 	bl	8014704 <_free_r>
 801563c:	2300      	movs	r3, #0
 801563e:	6363      	str	r3, [r4, #52]	; 0x34
 8015640:	2300      	movs	r3, #0
 8015642:	61a3      	str	r3, [r4, #24]
 8015644:	6063      	str	r3, [r4, #4]
 8015646:	89a3      	ldrh	r3, [r4, #12]
 8015648:	0619      	lsls	r1, r3, #24
 801564a:	d503      	bpl.n	8015654 <setvbuf+0x7c>
 801564c:	6921      	ldr	r1, [r4, #16]
 801564e:	4638      	mov	r0, r7
 8015650:	f7ff f858 	bl	8014704 <_free_r>
 8015654:	89a3      	ldrh	r3, [r4, #12]
 8015656:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801565a:	f023 0303 	bic.w	r3, r3, #3
 801565e:	f1b8 0f02 	cmp.w	r8, #2
 8015662:	81a3      	strh	r3, [r4, #12]
 8015664:	d06c      	beq.n	8015740 <setvbuf+0x168>
 8015666:	ab01      	add	r3, sp, #4
 8015668:	466a      	mov	r2, sp
 801566a:	4621      	mov	r1, r4
 801566c:	4638      	mov	r0, r7
 801566e:	f002 faf2 	bl	8017c56 <__swhatbuf_r>
 8015672:	89a3      	ldrh	r3, [r4, #12]
 8015674:	4318      	orrs	r0, r3
 8015676:	81a0      	strh	r0, [r4, #12]
 8015678:	2d00      	cmp	r5, #0
 801567a:	d130      	bne.n	80156de <setvbuf+0x106>
 801567c:	9d00      	ldr	r5, [sp, #0]
 801567e:	4628      	mov	r0, r5
 8015680:	f7ff f828 	bl	80146d4 <malloc>
 8015684:	4606      	mov	r6, r0
 8015686:	2800      	cmp	r0, #0
 8015688:	d155      	bne.n	8015736 <setvbuf+0x15e>
 801568a:	f8dd 9000 	ldr.w	r9, [sp]
 801568e:	45a9      	cmp	r9, r5
 8015690:	d14a      	bne.n	8015728 <setvbuf+0x150>
 8015692:	f04f 35ff 	mov.w	r5, #4294967295
 8015696:	2200      	movs	r2, #0
 8015698:	60a2      	str	r2, [r4, #8]
 801569a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801569e:	6022      	str	r2, [r4, #0]
 80156a0:	6122      	str	r2, [r4, #16]
 80156a2:	2201      	movs	r2, #1
 80156a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80156a8:	6162      	str	r2, [r4, #20]
 80156aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80156ac:	f043 0302 	orr.w	r3, r3, #2
 80156b0:	07d2      	lsls	r2, r2, #31
 80156b2:	81a3      	strh	r3, [r4, #12]
 80156b4:	d405      	bmi.n	80156c2 <setvbuf+0xea>
 80156b6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80156ba:	d102      	bne.n	80156c2 <setvbuf+0xea>
 80156bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80156be:	f002 fac9 	bl	8017c54 <__retarget_lock_release_recursive>
 80156c2:	4628      	mov	r0, r5
 80156c4:	b003      	add	sp, #12
 80156c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80156ca:	4b24      	ldr	r3, [pc, #144]	; (801575c <setvbuf+0x184>)
 80156cc:	429c      	cmp	r4, r3
 80156ce:	d101      	bne.n	80156d4 <setvbuf+0xfc>
 80156d0:	68bc      	ldr	r4, [r7, #8]
 80156d2:	e793      	b.n	80155fc <setvbuf+0x24>
 80156d4:	4b22      	ldr	r3, [pc, #136]	; (8015760 <setvbuf+0x188>)
 80156d6:	429c      	cmp	r4, r3
 80156d8:	bf08      	it	eq
 80156da:	68fc      	ldreq	r4, [r7, #12]
 80156dc:	e78e      	b.n	80155fc <setvbuf+0x24>
 80156de:	2e00      	cmp	r6, #0
 80156e0:	d0cd      	beq.n	801567e <setvbuf+0xa6>
 80156e2:	69bb      	ldr	r3, [r7, #24]
 80156e4:	b913      	cbnz	r3, 80156ec <setvbuf+0x114>
 80156e6:	4638      	mov	r0, r7
 80156e8:	f001 fea2 	bl	8017430 <__sinit>
 80156ec:	f1b8 0f01 	cmp.w	r8, #1
 80156f0:	bf08      	it	eq
 80156f2:	89a3      	ldrheq	r3, [r4, #12]
 80156f4:	6026      	str	r6, [r4, #0]
 80156f6:	bf04      	itt	eq
 80156f8:	f043 0301 	orreq.w	r3, r3, #1
 80156fc:	81a3      	strheq	r3, [r4, #12]
 80156fe:	89a2      	ldrh	r2, [r4, #12]
 8015700:	f012 0308 	ands.w	r3, r2, #8
 8015704:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8015708:	d01c      	beq.n	8015744 <setvbuf+0x16c>
 801570a:	07d3      	lsls	r3, r2, #31
 801570c:	bf41      	itttt	mi
 801570e:	2300      	movmi	r3, #0
 8015710:	426d      	negmi	r5, r5
 8015712:	60a3      	strmi	r3, [r4, #8]
 8015714:	61a5      	strmi	r5, [r4, #24]
 8015716:	bf58      	it	pl
 8015718:	60a5      	strpl	r5, [r4, #8]
 801571a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801571c:	f015 0501 	ands.w	r5, r5, #1
 8015720:	d115      	bne.n	801574e <setvbuf+0x176>
 8015722:	f412 7f00 	tst.w	r2, #512	; 0x200
 8015726:	e7c8      	b.n	80156ba <setvbuf+0xe2>
 8015728:	4648      	mov	r0, r9
 801572a:	f7fe ffd3 	bl	80146d4 <malloc>
 801572e:	4606      	mov	r6, r0
 8015730:	2800      	cmp	r0, #0
 8015732:	d0ae      	beq.n	8015692 <setvbuf+0xba>
 8015734:	464d      	mov	r5, r9
 8015736:	89a3      	ldrh	r3, [r4, #12]
 8015738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801573c:	81a3      	strh	r3, [r4, #12]
 801573e:	e7d0      	b.n	80156e2 <setvbuf+0x10a>
 8015740:	2500      	movs	r5, #0
 8015742:	e7a8      	b.n	8015696 <setvbuf+0xbe>
 8015744:	60a3      	str	r3, [r4, #8]
 8015746:	e7e8      	b.n	801571a <setvbuf+0x142>
 8015748:	f04f 35ff 	mov.w	r5, #4294967295
 801574c:	e7b9      	b.n	80156c2 <setvbuf+0xea>
 801574e:	2500      	movs	r5, #0
 8015750:	e7b7      	b.n	80156c2 <setvbuf+0xea>
 8015752:	bf00      	nop
 8015754:	20000194 	.word	0x20000194
 8015758:	0802a944 	.word	0x0802a944
 801575c:	0802a964 	.word	0x0802a964
 8015760:	0802a924 	.word	0x0802a924

08015764 <nanf>:
 8015764:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801576c <nanf+0x8>
 8015768:	4770      	bx	lr
 801576a:	bf00      	nop
 801576c:	7fc00000 	.word	0x7fc00000

08015770 <siprintf>:
 8015770:	b40e      	push	{r1, r2, r3}
 8015772:	b500      	push	{lr}
 8015774:	b09c      	sub	sp, #112	; 0x70
 8015776:	ab1d      	add	r3, sp, #116	; 0x74
 8015778:	9002      	str	r0, [sp, #8]
 801577a:	9006      	str	r0, [sp, #24]
 801577c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015780:	4809      	ldr	r0, [pc, #36]	; (80157a8 <siprintf+0x38>)
 8015782:	9107      	str	r1, [sp, #28]
 8015784:	9104      	str	r1, [sp, #16]
 8015786:	4909      	ldr	r1, [pc, #36]	; (80157ac <siprintf+0x3c>)
 8015788:	f853 2b04 	ldr.w	r2, [r3], #4
 801578c:	9105      	str	r1, [sp, #20]
 801578e:	6800      	ldr	r0, [r0, #0]
 8015790:	9301      	str	r3, [sp, #4]
 8015792:	a902      	add	r1, sp, #8
 8015794:	f003 f822 	bl	80187dc <_svfiprintf_r>
 8015798:	9b02      	ldr	r3, [sp, #8]
 801579a:	2200      	movs	r2, #0
 801579c:	701a      	strb	r2, [r3, #0]
 801579e:	b01c      	add	sp, #112	; 0x70
 80157a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80157a4:	b003      	add	sp, #12
 80157a6:	4770      	bx	lr
 80157a8:	20000194 	.word	0x20000194
 80157ac:	ffff0208 	.word	0xffff0208

080157b0 <sulp>:
 80157b0:	b570      	push	{r4, r5, r6, lr}
 80157b2:	4604      	mov	r4, r0
 80157b4:	460d      	mov	r5, r1
 80157b6:	ec45 4b10 	vmov	d0, r4, r5
 80157ba:	4616      	mov	r6, r2
 80157bc:	f002 fe4e 	bl	801845c <__ulp>
 80157c0:	ec51 0b10 	vmov	r0, r1, d0
 80157c4:	b17e      	cbz	r6, 80157e6 <sulp+0x36>
 80157c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80157ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	dd09      	ble.n	80157e6 <sulp+0x36>
 80157d2:	051b      	lsls	r3, r3, #20
 80157d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80157d8:	2400      	movs	r4, #0
 80157da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80157de:	4622      	mov	r2, r4
 80157e0:	462b      	mov	r3, r5
 80157e2:	f7ea ff31 	bl	8000648 <__aeabi_dmul>
 80157e6:	bd70      	pop	{r4, r5, r6, pc}

080157e8 <_strtod_l>:
 80157e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157ec:	ed2d 8b02 	vpush	{d8}
 80157f0:	b09d      	sub	sp, #116	; 0x74
 80157f2:	461f      	mov	r7, r3
 80157f4:	2300      	movs	r3, #0
 80157f6:	9318      	str	r3, [sp, #96]	; 0x60
 80157f8:	4ba2      	ldr	r3, [pc, #648]	; (8015a84 <_strtod_l+0x29c>)
 80157fa:	9213      	str	r2, [sp, #76]	; 0x4c
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	9305      	str	r3, [sp, #20]
 8015800:	4604      	mov	r4, r0
 8015802:	4618      	mov	r0, r3
 8015804:	4688      	mov	r8, r1
 8015806:	f7ea fd0b 	bl	8000220 <strlen>
 801580a:	f04f 0a00 	mov.w	sl, #0
 801580e:	4605      	mov	r5, r0
 8015810:	f04f 0b00 	mov.w	fp, #0
 8015814:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8015818:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801581a:	781a      	ldrb	r2, [r3, #0]
 801581c:	2a2b      	cmp	r2, #43	; 0x2b
 801581e:	d04e      	beq.n	80158be <_strtod_l+0xd6>
 8015820:	d83b      	bhi.n	801589a <_strtod_l+0xb2>
 8015822:	2a0d      	cmp	r2, #13
 8015824:	d834      	bhi.n	8015890 <_strtod_l+0xa8>
 8015826:	2a08      	cmp	r2, #8
 8015828:	d834      	bhi.n	8015894 <_strtod_l+0xac>
 801582a:	2a00      	cmp	r2, #0
 801582c:	d03e      	beq.n	80158ac <_strtod_l+0xc4>
 801582e:	2300      	movs	r3, #0
 8015830:	930a      	str	r3, [sp, #40]	; 0x28
 8015832:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8015834:	7833      	ldrb	r3, [r6, #0]
 8015836:	2b30      	cmp	r3, #48	; 0x30
 8015838:	f040 80b0 	bne.w	801599c <_strtod_l+0x1b4>
 801583c:	7873      	ldrb	r3, [r6, #1]
 801583e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015842:	2b58      	cmp	r3, #88	; 0x58
 8015844:	d168      	bne.n	8015918 <_strtod_l+0x130>
 8015846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015848:	9301      	str	r3, [sp, #4]
 801584a:	ab18      	add	r3, sp, #96	; 0x60
 801584c:	9702      	str	r7, [sp, #8]
 801584e:	9300      	str	r3, [sp, #0]
 8015850:	4a8d      	ldr	r2, [pc, #564]	; (8015a88 <_strtod_l+0x2a0>)
 8015852:	ab19      	add	r3, sp, #100	; 0x64
 8015854:	a917      	add	r1, sp, #92	; 0x5c
 8015856:	4620      	mov	r0, r4
 8015858:	f001 feee 	bl	8017638 <__gethex>
 801585c:	f010 0707 	ands.w	r7, r0, #7
 8015860:	4605      	mov	r5, r0
 8015862:	d005      	beq.n	8015870 <_strtod_l+0x88>
 8015864:	2f06      	cmp	r7, #6
 8015866:	d12c      	bne.n	80158c2 <_strtod_l+0xda>
 8015868:	3601      	adds	r6, #1
 801586a:	2300      	movs	r3, #0
 801586c:	9617      	str	r6, [sp, #92]	; 0x5c
 801586e:	930a      	str	r3, [sp, #40]	; 0x28
 8015870:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015872:	2b00      	cmp	r3, #0
 8015874:	f040 8590 	bne.w	8016398 <_strtod_l+0xbb0>
 8015878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801587a:	b1eb      	cbz	r3, 80158b8 <_strtod_l+0xd0>
 801587c:	4652      	mov	r2, sl
 801587e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015882:	ec43 2b10 	vmov	d0, r2, r3
 8015886:	b01d      	add	sp, #116	; 0x74
 8015888:	ecbd 8b02 	vpop	{d8}
 801588c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015890:	2a20      	cmp	r2, #32
 8015892:	d1cc      	bne.n	801582e <_strtod_l+0x46>
 8015894:	3301      	adds	r3, #1
 8015896:	9317      	str	r3, [sp, #92]	; 0x5c
 8015898:	e7be      	b.n	8015818 <_strtod_l+0x30>
 801589a:	2a2d      	cmp	r2, #45	; 0x2d
 801589c:	d1c7      	bne.n	801582e <_strtod_l+0x46>
 801589e:	2201      	movs	r2, #1
 80158a0:	920a      	str	r2, [sp, #40]	; 0x28
 80158a2:	1c5a      	adds	r2, r3, #1
 80158a4:	9217      	str	r2, [sp, #92]	; 0x5c
 80158a6:	785b      	ldrb	r3, [r3, #1]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d1c2      	bne.n	8015832 <_strtod_l+0x4a>
 80158ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80158ae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	f040 856e 	bne.w	8016394 <_strtod_l+0xbac>
 80158b8:	4652      	mov	r2, sl
 80158ba:	465b      	mov	r3, fp
 80158bc:	e7e1      	b.n	8015882 <_strtod_l+0x9a>
 80158be:	2200      	movs	r2, #0
 80158c0:	e7ee      	b.n	80158a0 <_strtod_l+0xb8>
 80158c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80158c4:	b13a      	cbz	r2, 80158d6 <_strtod_l+0xee>
 80158c6:	2135      	movs	r1, #53	; 0x35
 80158c8:	a81a      	add	r0, sp, #104	; 0x68
 80158ca:	f002 fed2 	bl	8018672 <__copybits>
 80158ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80158d0:	4620      	mov	r0, r4
 80158d2:	f002 fa91 	bl	8017df8 <_Bfree>
 80158d6:	3f01      	subs	r7, #1
 80158d8:	2f04      	cmp	r7, #4
 80158da:	d806      	bhi.n	80158ea <_strtod_l+0x102>
 80158dc:	e8df f007 	tbb	[pc, r7]
 80158e0:	1714030a 	.word	0x1714030a
 80158e4:	0a          	.byte	0x0a
 80158e5:	00          	.byte	0x00
 80158e6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80158ea:	0728      	lsls	r0, r5, #28
 80158ec:	d5c0      	bpl.n	8015870 <_strtod_l+0x88>
 80158ee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80158f2:	e7bd      	b.n	8015870 <_strtod_l+0x88>
 80158f4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80158f8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80158fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80158fe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015902:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015906:	e7f0      	b.n	80158ea <_strtod_l+0x102>
 8015908:	f8df b180 	ldr.w	fp, [pc, #384]	; 8015a8c <_strtod_l+0x2a4>
 801590c:	e7ed      	b.n	80158ea <_strtod_l+0x102>
 801590e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015912:	f04f 3aff 	mov.w	sl, #4294967295
 8015916:	e7e8      	b.n	80158ea <_strtod_l+0x102>
 8015918:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801591a:	1c5a      	adds	r2, r3, #1
 801591c:	9217      	str	r2, [sp, #92]	; 0x5c
 801591e:	785b      	ldrb	r3, [r3, #1]
 8015920:	2b30      	cmp	r3, #48	; 0x30
 8015922:	d0f9      	beq.n	8015918 <_strtod_l+0x130>
 8015924:	2b00      	cmp	r3, #0
 8015926:	d0a3      	beq.n	8015870 <_strtod_l+0x88>
 8015928:	2301      	movs	r3, #1
 801592a:	f04f 0900 	mov.w	r9, #0
 801592e:	9304      	str	r3, [sp, #16]
 8015930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015932:	9308      	str	r3, [sp, #32]
 8015934:	f8cd 901c 	str.w	r9, [sp, #28]
 8015938:	464f      	mov	r7, r9
 801593a:	220a      	movs	r2, #10
 801593c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801593e:	7806      	ldrb	r6, [r0, #0]
 8015940:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8015944:	b2d9      	uxtb	r1, r3
 8015946:	2909      	cmp	r1, #9
 8015948:	d92a      	bls.n	80159a0 <_strtod_l+0x1b8>
 801594a:	9905      	ldr	r1, [sp, #20]
 801594c:	462a      	mov	r2, r5
 801594e:	f003 f9ea 	bl	8018d26 <strncmp>
 8015952:	b398      	cbz	r0, 80159bc <_strtod_l+0x1d4>
 8015954:	2000      	movs	r0, #0
 8015956:	4632      	mov	r2, r6
 8015958:	463d      	mov	r5, r7
 801595a:	9005      	str	r0, [sp, #20]
 801595c:	4603      	mov	r3, r0
 801595e:	2a65      	cmp	r2, #101	; 0x65
 8015960:	d001      	beq.n	8015966 <_strtod_l+0x17e>
 8015962:	2a45      	cmp	r2, #69	; 0x45
 8015964:	d118      	bne.n	8015998 <_strtod_l+0x1b0>
 8015966:	b91d      	cbnz	r5, 8015970 <_strtod_l+0x188>
 8015968:	9a04      	ldr	r2, [sp, #16]
 801596a:	4302      	orrs	r2, r0
 801596c:	d09e      	beq.n	80158ac <_strtod_l+0xc4>
 801596e:	2500      	movs	r5, #0
 8015970:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8015974:	f108 0201 	add.w	r2, r8, #1
 8015978:	9217      	str	r2, [sp, #92]	; 0x5c
 801597a:	f898 2001 	ldrb.w	r2, [r8, #1]
 801597e:	2a2b      	cmp	r2, #43	; 0x2b
 8015980:	d075      	beq.n	8015a6e <_strtod_l+0x286>
 8015982:	2a2d      	cmp	r2, #45	; 0x2d
 8015984:	d07b      	beq.n	8015a7e <_strtod_l+0x296>
 8015986:	f04f 0c00 	mov.w	ip, #0
 801598a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801598e:	2909      	cmp	r1, #9
 8015990:	f240 8082 	bls.w	8015a98 <_strtod_l+0x2b0>
 8015994:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8015998:	2600      	movs	r6, #0
 801599a:	e09d      	b.n	8015ad8 <_strtod_l+0x2f0>
 801599c:	2300      	movs	r3, #0
 801599e:	e7c4      	b.n	801592a <_strtod_l+0x142>
 80159a0:	2f08      	cmp	r7, #8
 80159a2:	bfd8      	it	le
 80159a4:	9907      	ldrle	r1, [sp, #28]
 80159a6:	f100 0001 	add.w	r0, r0, #1
 80159aa:	bfda      	itte	le
 80159ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80159b0:	9307      	strle	r3, [sp, #28]
 80159b2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80159b6:	3701      	adds	r7, #1
 80159b8:	9017      	str	r0, [sp, #92]	; 0x5c
 80159ba:	e7bf      	b.n	801593c <_strtod_l+0x154>
 80159bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80159be:	195a      	adds	r2, r3, r5
 80159c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80159c2:	5d5a      	ldrb	r2, [r3, r5]
 80159c4:	2f00      	cmp	r7, #0
 80159c6:	d037      	beq.n	8015a38 <_strtod_l+0x250>
 80159c8:	9005      	str	r0, [sp, #20]
 80159ca:	463d      	mov	r5, r7
 80159cc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80159d0:	2b09      	cmp	r3, #9
 80159d2:	d912      	bls.n	80159fa <_strtod_l+0x212>
 80159d4:	2301      	movs	r3, #1
 80159d6:	e7c2      	b.n	801595e <_strtod_l+0x176>
 80159d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80159da:	1c5a      	adds	r2, r3, #1
 80159dc:	9217      	str	r2, [sp, #92]	; 0x5c
 80159de:	785a      	ldrb	r2, [r3, #1]
 80159e0:	3001      	adds	r0, #1
 80159e2:	2a30      	cmp	r2, #48	; 0x30
 80159e4:	d0f8      	beq.n	80159d8 <_strtod_l+0x1f0>
 80159e6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80159ea:	2b08      	cmp	r3, #8
 80159ec:	f200 84d9 	bhi.w	80163a2 <_strtod_l+0xbba>
 80159f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80159f2:	9005      	str	r0, [sp, #20]
 80159f4:	2000      	movs	r0, #0
 80159f6:	9308      	str	r3, [sp, #32]
 80159f8:	4605      	mov	r5, r0
 80159fa:	3a30      	subs	r2, #48	; 0x30
 80159fc:	f100 0301 	add.w	r3, r0, #1
 8015a00:	d014      	beq.n	8015a2c <_strtod_l+0x244>
 8015a02:	9905      	ldr	r1, [sp, #20]
 8015a04:	4419      	add	r1, r3
 8015a06:	9105      	str	r1, [sp, #20]
 8015a08:	462b      	mov	r3, r5
 8015a0a:	eb00 0e05 	add.w	lr, r0, r5
 8015a0e:	210a      	movs	r1, #10
 8015a10:	4573      	cmp	r3, lr
 8015a12:	d113      	bne.n	8015a3c <_strtod_l+0x254>
 8015a14:	182b      	adds	r3, r5, r0
 8015a16:	2b08      	cmp	r3, #8
 8015a18:	f105 0501 	add.w	r5, r5, #1
 8015a1c:	4405      	add	r5, r0
 8015a1e:	dc1c      	bgt.n	8015a5a <_strtod_l+0x272>
 8015a20:	9907      	ldr	r1, [sp, #28]
 8015a22:	230a      	movs	r3, #10
 8015a24:	fb03 2301 	mla	r3, r3, r1, r2
 8015a28:	9307      	str	r3, [sp, #28]
 8015a2a:	2300      	movs	r3, #0
 8015a2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015a2e:	1c51      	adds	r1, r2, #1
 8015a30:	9117      	str	r1, [sp, #92]	; 0x5c
 8015a32:	7852      	ldrb	r2, [r2, #1]
 8015a34:	4618      	mov	r0, r3
 8015a36:	e7c9      	b.n	80159cc <_strtod_l+0x1e4>
 8015a38:	4638      	mov	r0, r7
 8015a3a:	e7d2      	b.n	80159e2 <_strtod_l+0x1fa>
 8015a3c:	2b08      	cmp	r3, #8
 8015a3e:	dc04      	bgt.n	8015a4a <_strtod_l+0x262>
 8015a40:	9e07      	ldr	r6, [sp, #28]
 8015a42:	434e      	muls	r6, r1
 8015a44:	9607      	str	r6, [sp, #28]
 8015a46:	3301      	adds	r3, #1
 8015a48:	e7e2      	b.n	8015a10 <_strtod_l+0x228>
 8015a4a:	f103 0c01 	add.w	ip, r3, #1
 8015a4e:	f1bc 0f10 	cmp.w	ip, #16
 8015a52:	bfd8      	it	le
 8015a54:	fb01 f909 	mulle.w	r9, r1, r9
 8015a58:	e7f5      	b.n	8015a46 <_strtod_l+0x25e>
 8015a5a:	2d10      	cmp	r5, #16
 8015a5c:	bfdc      	itt	le
 8015a5e:	230a      	movle	r3, #10
 8015a60:	fb03 2909 	mlale	r9, r3, r9, r2
 8015a64:	e7e1      	b.n	8015a2a <_strtod_l+0x242>
 8015a66:	2300      	movs	r3, #0
 8015a68:	9305      	str	r3, [sp, #20]
 8015a6a:	2301      	movs	r3, #1
 8015a6c:	e77c      	b.n	8015968 <_strtod_l+0x180>
 8015a6e:	f04f 0c00 	mov.w	ip, #0
 8015a72:	f108 0202 	add.w	r2, r8, #2
 8015a76:	9217      	str	r2, [sp, #92]	; 0x5c
 8015a78:	f898 2002 	ldrb.w	r2, [r8, #2]
 8015a7c:	e785      	b.n	801598a <_strtod_l+0x1a2>
 8015a7e:	f04f 0c01 	mov.w	ip, #1
 8015a82:	e7f6      	b.n	8015a72 <_strtod_l+0x28a>
 8015a84:	0802a9ec 	.word	0x0802a9ec
 8015a88:	0802a73c 	.word	0x0802a73c
 8015a8c:	7ff00000 	.word	0x7ff00000
 8015a90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015a92:	1c51      	adds	r1, r2, #1
 8015a94:	9117      	str	r1, [sp, #92]	; 0x5c
 8015a96:	7852      	ldrb	r2, [r2, #1]
 8015a98:	2a30      	cmp	r2, #48	; 0x30
 8015a9a:	d0f9      	beq.n	8015a90 <_strtod_l+0x2a8>
 8015a9c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8015aa0:	2908      	cmp	r1, #8
 8015aa2:	f63f af79 	bhi.w	8015998 <_strtod_l+0x1b0>
 8015aa6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8015aaa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015aac:	9206      	str	r2, [sp, #24]
 8015aae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015ab0:	1c51      	adds	r1, r2, #1
 8015ab2:	9117      	str	r1, [sp, #92]	; 0x5c
 8015ab4:	7852      	ldrb	r2, [r2, #1]
 8015ab6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8015aba:	2e09      	cmp	r6, #9
 8015abc:	d937      	bls.n	8015b2e <_strtod_l+0x346>
 8015abe:	9e06      	ldr	r6, [sp, #24]
 8015ac0:	1b89      	subs	r1, r1, r6
 8015ac2:	2908      	cmp	r1, #8
 8015ac4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8015ac8:	dc02      	bgt.n	8015ad0 <_strtod_l+0x2e8>
 8015aca:	4576      	cmp	r6, lr
 8015acc:	bfa8      	it	ge
 8015ace:	4676      	movge	r6, lr
 8015ad0:	f1bc 0f00 	cmp.w	ip, #0
 8015ad4:	d000      	beq.n	8015ad8 <_strtod_l+0x2f0>
 8015ad6:	4276      	negs	r6, r6
 8015ad8:	2d00      	cmp	r5, #0
 8015ada:	d14d      	bne.n	8015b78 <_strtod_l+0x390>
 8015adc:	9904      	ldr	r1, [sp, #16]
 8015ade:	4301      	orrs	r1, r0
 8015ae0:	f47f aec6 	bne.w	8015870 <_strtod_l+0x88>
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	f47f aee1 	bne.w	80158ac <_strtod_l+0xc4>
 8015aea:	2a69      	cmp	r2, #105	; 0x69
 8015aec:	d027      	beq.n	8015b3e <_strtod_l+0x356>
 8015aee:	dc24      	bgt.n	8015b3a <_strtod_l+0x352>
 8015af0:	2a49      	cmp	r2, #73	; 0x49
 8015af2:	d024      	beq.n	8015b3e <_strtod_l+0x356>
 8015af4:	2a4e      	cmp	r2, #78	; 0x4e
 8015af6:	f47f aed9 	bne.w	80158ac <_strtod_l+0xc4>
 8015afa:	499f      	ldr	r1, [pc, #636]	; (8015d78 <_strtod_l+0x590>)
 8015afc:	a817      	add	r0, sp, #92	; 0x5c
 8015afe:	f001 fff3 	bl	8017ae8 <__match>
 8015b02:	2800      	cmp	r0, #0
 8015b04:	f43f aed2 	beq.w	80158ac <_strtod_l+0xc4>
 8015b08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015b0a:	781b      	ldrb	r3, [r3, #0]
 8015b0c:	2b28      	cmp	r3, #40	; 0x28
 8015b0e:	d12d      	bne.n	8015b6c <_strtod_l+0x384>
 8015b10:	499a      	ldr	r1, [pc, #616]	; (8015d7c <_strtod_l+0x594>)
 8015b12:	aa1a      	add	r2, sp, #104	; 0x68
 8015b14:	a817      	add	r0, sp, #92	; 0x5c
 8015b16:	f001 fffb 	bl	8017b10 <__hexnan>
 8015b1a:	2805      	cmp	r0, #5
 8015b1c:	d126      	bne.n	8015b6c <_strtod_l+0x384>
 8015b1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015b20:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8015b24:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8015b28:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015b2c:	e6a0      	b.n	8015870 <_strtod_l+0x88>
 8015b2e:	210a      	movs	r1, #10
 8015b30:	fb01 2e0e 	mla	lr, r1, lr, r2
 8015b34:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8015b38:	e7b9      	b.n	8015aae <_strtod_l+0x2c6>
 8015b3a:	2a6e      	cmp	r2, #110	; 0x6e
 8015b3c:	e7db      	b.n	8015af6 <_strtod_l+0x30e>
 8015b3e:	4990      	ldr	r1, [pc, #576]	; (8015d80 <_strtod_l+0x598>)
 8015b40:	a817      	add	r0, sp, #92	; 0x5c
 8015b42:	f001 ffd1 	bl	8017ae8 <__match>
 8015b46:	2800      	cmp	r0, #0
 8015b48:	f43f aeb0 	beq.w	80158ac <_strtod_l+0xc4>
 8015b4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015b4e:	498d      	ldr	r1, [pc, #564]	; (8015d84 <_strtod_l+0x59c>)
 8015b50:	3b01      	subs	r3, #1
 8015b52:	a817      	add	r0, sp, #92	; 0x5c
 8015b54:	9317      	str	r3, [sp, #92]	; 0x5c
 8015b56:	f001 ffc7 	bl	8017ae8 <__match>
 8015b5a:	b910      	cbnz	r0, 8015b62 <_strtod_l+0x37a>
 8015b5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015b5e:	3301      	adds	r3, #1
 8015b60:	9317      	str	r3, [sp, #92]	; 0x5c
 8015b62:	f8df b230 	ldr.w	fp, [pc, #560]	; 8015d94 <_strtod_l+0x5ac>
 8015b66:	f04f 0a00 	mov.w	sl, #0
 8015b6a:	e681      	b.n	8015870 <_strtod_l+0x88>
 8015b6c:	4886      	ldr	r0, [pc, #536]	; (8015d88 <_strtod_l+0x5a0>)
 8015b6e:	f003 f88f 	bl	8018c90 <nan>
 8015b72:	ec5b ab10 	vmov	sl, fp, d0
 8015b76:	e67b      	b.n	8015870 <_strtod_l+0x88>
 8015b78:	9b05      	ldr	r3, [sp, #20]
 8015b7a:	9807      	ldr	r0, [sp, #28]
 8015b7c:	1af3      	subs	r3, r6, r3
 8015b7e:	2f00      	cmp	r7, #0
 8015b80:	bf08      	it	eq
 8015b82:	462f      	moveq	r7, r5
 8015b84:	2d10      	cmp	r5, #16
 8015b86:	9306      	str	r3, [sp, #24]
 8015b88:	46a8      	mov	r8, r5
 8015b8a:	bfa8      	it	ge
 8015b8c:	f04f 0810 	movge.w	r8, #16
 8015b90:	f7ea fce0 	bl	8000554 <__aeabi_ui2d>
 8015b94:	2d09      	cmp	r5, #9
 8015b96:	4682      	mov	sl, r0
 8015b98:	468b      	mov	fp, r1
 8015b9a:	dd13      	ble.n	8015bc4 <_strtod_l+0x3dc>
 8015b9c:	4b7b      	ldr	r3, [pc, #492]	; (8015d8c <_strtod_l+0x5a4>)
 8015b9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8015ba2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015ba6:	f7ea fd4f 	bl	8000648 <__aeabi_dmul>
 8015baa:	4682      	mov	sl, r0
 8015bac:	4648      	mov	r0, r9
 8015bae:	468b      	mov	fp, r1
 8015bb0:	f7ea fcd0 	bl	8000554 <__aeabi_ui2d>
 8015bb4:	4602      	mov	r2, r0
 8015bb6:	460b      	mov	r3, r1
 8015bb8:	4650      	mov	r0, sl
 8015bba:	4659      	mov	r1, fp
 8015bbc:	f7ea fb8e 	bl	80002dc <__adddf3>
 8015bc0:	4682      	mov	sl, r0
 8015bc2:	468b      	mov	fp, r1
 8015bc4:	2d0f      	cmp	r5, #15
 8015bc6:	dc38      	bgt.n	8015c3a <_strtod_l+0x452>
 8015bc8:	9b06      	ldr	r3, [sp, #24]
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	f43f ae50 	beq.w	8015870 <_strtod_l+0x88>
 8015bd0:	dd24      	ble.n	8015c1c <_strtod_l+0x434>
 8015bd2:	2b16      	cmp	r3, #22
 8015bd4:	dc0b      	bgt.n	8015bee <_strtod_l+0x406>
 8015bd6:	496d      	ldr	r1, [pc, #436]	; (8015d8c <_strtod_l+0x5a4>)
 8015bd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015bdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015be0:	4652      	mov	r2, sl
 8015be2:	465b      	mov	r3, fp
 8015be4:	f7ea fd30 	bl	8000648 <__aeabi_dmul>
 8015be8:	4682      	mov	sl, r0
 8015bea:	468b      	mov	fp, r1
 8015bec:	e640      	b.n	8015870 <_strtod_l+0x88>
 8015bee:	9a06      	ldr	r2, [sp, #24]
 8015bf0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8015bf4:	4293      	cmp	r3, r2
 8015bf6:	db20      	blt.n	8015c3a <_strtod_l+0x452>
 8015bf8:	4c64      	ldr	r4, [pc, #400]	; (8015d8c <_strtod_l+0x5a4>)
 8015bfa:	f1c5 050f 	rsb	r5, r5, #15
 8015bfe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8015c02:	4652      	mov	r2, sl
 8015c04:	465b      	mov	r3, fp
 8015c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c0a:	f7ea fd1d 	bl	8000648 <__aeabi_dmul>
 8015c0e:	9b06      	ldr	r3, [sp, #24]
 8015c10:	1b5d      	subs	r5, r3, r5
 8015c12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8015c16:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015c1a:	e7e3      	b.n	8015be4 <_strtod_l+0x3fc>
 8015c1c:	9b06      	ldr	r3, [sp, #24]
 8015c1e:	3316      	adds	r3, #22
 8015c20:	db0b      	blt.n	8015c3a <_strtod_l+0x452>
 8015c22:	9b05      	ldr	r3, [sp, #20]
 8015c24:	1b9e      	subs	r6, r3, r6
 8015c26:	4b59      	ldr	r3, [pc, #356]	; (8015d8c <_strtod_l+0x5a4>)
 8015c28:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8015c2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8015c30:	4650      	mov	r0, sl
 8015c32:	4659      	mov	r1, fp
 8015c34:	f7ea fe32 	bl	800089c <__aeabi_ddiv>
 8015c38:	e7d6      	b.n	8015be8 <_strtod_l+0x400>
 8015c3a:	9b06      	ldr	r3, [sp, #24]
 8015c3c:	eba5 0808 	sub.w	r8, r5, r8
 8015c40:	4498      	add	r8, r3
 8015c42:	f1b8 0f00 	cmp.w	r8, #0
 8015c46:	dd74      	ble.n	8015d32 <_strtod_l+0x54a>
 8015c48:	f018 030f 	ands.w	r3, r8, #15
 8015c4c:	d00a      	beq.n	8015c64 <_strtod_l+0x47c>
 8015c4e:	494f      	ldr	r1, [pc, #316]	; (8015d8c <_strtod_l+0x5a4>)
 8015c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015c54:	4652      	mov	r2, sl
 8015c56:	465b      	mov	r3, fp
 8015c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c5c:	f7ea fcf4 	bl	8000648 <__aeabi_dmul>
 8015c60:	4682      	mov	sl, r0
 8015c62:	468b      	mov	fp, r1
 8015c64:	f038 080f 	bics.w	r8, r8, #15
 8015c68:	d04f      	beq.n	8015d0a <_strtod_l+0x522>
 8015c6a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8015c6e:	dd22      	ble.n	8015cb6 <_strtod_l+0x4ce>
 8015c70:	2500      	movs	r5, #0
 8015c72:	462e      	mov	r6, r5
 8015c74:	9507      	str	r5, [sp, #28]
 8015c76:	9505      	str	r5, [sp, #20]
 8015c78:	2322      	movs	r3, #34	; 0x22
 8015c7a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8015d94 <_strtod_l+0x5ac>
 8015c7e:	6023      	str	r3, [r4, #0]
 8015c80:	f04f 0a00 	mov.w	sl, #0
 8015c84:	9b07      	ldr	r3, [sp, #28]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	f43f adf2 	beq.w	8015870 <_strtod_l+0x88>
 8015c8c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015c8e:	4620      	mov	r0, r4
 8015c90:	f002 f8b2 	bl	8017df8 <_Bfree>
 8015c94:	9905      	ldr	r1, [sp, #20]
 8015c96:	4620      	mov	r0, r4
 8015c98:	f002 f8ae 	bl	8017df8 <_Bfree>
 8015c9c:	4631      	mov	r1, r6
 8015c9e:	4620      	mov	r0, r4
 8015ca0:	f002 f8aa 	bl	8017df8 <_Bfree>
 8015ca4:	9907      	ldr	r1, [sp, #28]
 8015ca6:	4620      	mov	r0, r4
 8015ca8:	f002 f8a6 	bl	8017df8 <_Bfree>
 8015cac:	4629      	mov	r1, r5
 8015cae:	4620      	mov	r0, r4
 8015cb0:	f002 f8a2 	bl	8017df8 <_Bfree>
 8015cb4:	e5dc      	b.n	8015870 <_strtod_l+0x88>
 8015cb6:	4b36      	ldr	r3, [pc, #216]	; (8015d90 <_strtod_l+0x5a8>)
 8015cb8:	9304      	str	r3, [sp, #16]
 8015cba:	2300      	movs	r3, #0
 8015cbc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015cc0:	4650      	mov	r0, sl
 8015cc2:	4659      	mov	r1, fp
 8015cc4:	4699      	mov	r9, r3
 8015cc6:	f1b8 0f01 	cmp.w	r8, #1
 8015cca:	dc21      	bgt.n	8015d10 <_strtod_l+0x528>
 8015ccc:	b10b      	cbz	r3, 8015cd2 <_strtod_l+0x4ea>
 8015cce:	4682      	mov	sl, r0
 8015cd0:	468b      	mov	fp, r1
 8015cd2:	4b2f      	ldr	r3, [pc, #188]	; (8015d90 <_strtod_l+0x5a8>)
 8015cd4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8015cd8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8015cdc:	4652      	mov	r2, sl
 8015cde:	465b      	mov	r3, fp
 8015ce0:	e9d9 0100 	ldrd	r0, r1, [r9]
 8015ce4:	f7ea fcb0 	bl	8000648 <__aeabi_dmul>
 8015ce8:	4b2a      	ldr	r3, [pc, #168]	; (8015d94 <_strtod_l+0x5ac>)
 8015cea:	460a      	mov	r2, r1
 8015cec:	400b      	ands	r3, r1
 8015cee:	492a      	ldr	r1, [pc, #168]	; (8015d98 <_strtod_l+0x5b0>)
 8015cf0:	428b      	cmp	r3, r1
 8015cf2:	4682      	mov	sl, r0
 8015cf4:	d8bc      	bhi.n	8015c70 <_strtod_l+0x488>
 8015cf6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015cfa:	428b      	cmp	r3, r1
 8015cfc:	bf86      	itte	hi
 8015cfe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8015d9c <_strtod_l+0x5b4>
 8015d02:	f04f 3aff 	movhi.w	sl, #4294967295
 8015d06:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	9304      	str	r3, [sp, #16]
 8015d0e:	e084      	b.n	8015e1a <_strtod_l+0x632>
 8015d10:	f018 0f01 	tst.w	r8, #1
 8015d14:	d005      	beq.n	8015d22 <_strtod_l+0x53a>
 8015d16:	9b04      	ldr	r3, [sp, #16]
 8015d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d1c:	f7ea fc94 	bl	8000648 <__aeabi_dmul>
 8015d20:	2301      	movs	r3, #1
 8015d22:	9a04      	ldr	r2, [sp, #16]
 8015d24:	3208      	adds	r2, #8
 8015d26:	f109 0901 	add.w	r9, r9, #1
 8015d2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015d2e:	9204      	str	r2, [sp, #16]
 8015d30:	e7c9      	b.n	8015cc6 <_strtod_l+0x4de>
 8015d32:	d0ea      	beq.n	8015d0a <_strtod_l+0x522>
 8015d34:	f1c8 0800 	rsb	r8, r8, #0
 8015d38:	f018 020f 	ands.w	r2, r8, #15
 8015d3c:	d00a      	beq.n	8015d54 <_strtod_l+0x56c>
 8015d3e:	4b13      	ldr	r3, [pc, #76]	; (8015d8c <_strtod_l+0x5a4>)
 8015d40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015d44:	4650      	mov	r0, sl
 8015d46:	4659      	mov	r1, fp
 8015d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d4c:	f7ea fda6 	bl	800089c <__aeabi_ddiv>
 8015d50:	4682      	mov	sl, r0
 8015d52:	468b      	mov	fp, r1
 8015d54:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015d58:	d0d7      	beq.n	8015d0a <_strtod_l+0x522>
 8015d5a:	f1b8 0f1f 	cmp.w	r8, #31
 8015d5e:	dd1f      	ble.n	8015da0 <_strtod_l+0x5b8>
 8015d60:	2500      	movs	r5, #0
 8015d62:	462e      	mov	r6, r5
 8015d64:	9507      	str	r5, [sp, #28]
 8015d66:	9505      	str	r5, [sp, #20]
 8015d68:	2322      	movs	r3, #34	; 0x22
 8015d6a:	f04f 0a00 	mov.w	sl, #0
 8015d6e:	f04f 0b00 	mov.w	fp, #0
 8015d72:	6023      	str	r3, [r4, #0]
 8015d74:	e786      	b.n	8015c84 <_strtod_l+0x49c>
 8015d76:	bf00      	nop
 8015d78:	0802a70d 	.word	0x0802a70d
 8015d7c:	0802a750 	.word	0x0802a750
 8015d80:	0802a705 	.word	0x0802a705
 8015d84:	0802a894 	.word	0x0802a894
 8015d88:	0802aba8 	.word	0x0802aba8
 8015d8c:	0802aa88 	.word	0x0802aa88
 8015d90:	0802aa60 	.word	0x0802aa60
 8015d94:	7ff00000 	.word	0x7ff00000
 8015d98:	7ca00000 	.word	0x7ca00000
 8015d9c:	7fefffff 	.word	0x7fefffff
 8015da0:	f018 0310 	ands.w	r3, r8, #16
 8015da4:	bf18      	it	ne
 8015da6:	236a      	movne	r3, #106	; 0x6a
 8015da8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8016158 <_strtod_l+0x970>
 8015dac:	9304      	str	r3, [sp, #16]
 8015dae:	4650      	mov	r0, sl
 8015db0:	4659      	mov	r1, fp
 8015db2:	2300      	movs	r3, #0
 8015db4:	f018 0f01 	tst.w	r8, #1
 8015db8:	d004      	beq.n	8015dc4 <_strtod_l+0x5dc>
 8015dba:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015dbe:	f7ea fc43 	bl	8000648 <__aeabi_dmul>
 8015dc2:	2301      	movs	r3, #1
 8015dc4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8015dc8:	f109 0908 	add.w	r9, r9, #8
 8015dcc:	d1f2      	bne.n	8015db4 <_strtod_l+0x5cc>
 8015dce:	b10b      	cbz	r3, 8015dd4 <_strtod_l+0x5ec>
 8015dd0:	4682      	mov	sl, r0
 8015dd2:	468b      	mov	fp, r1
 8015dd4:	9b04      	ldr	r3, [sp, #16]
 8015dd6:	b1c3      	cbz	r3, 8015e0a <_strtod_l+0x622>
 8015dd8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8015ddc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	4659      	mov	r1, fp
 8015de4:	dd11      	ble.n	8015e0a <_strtod_l+0x622>
 8015de6:	2b1f      	cmp	r3, #31
 8015de8:	f340 8124 	ble.w	8016034 <_strtod_l+0x84c>
 8015dec:	2b34      	cmp	r3, #52	; 0x34
 8015dee:	bfde      	ittt	le
 8015df0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8015df4:	f04f 33ff 	movle.w	r3, #4294967295
 8015df8:	fa03 f202 	lslle.w	r2, r3, r2
 8015dfc:	f04f 0a00 	mov.w	sl, #0
 8015e00:	bfcc      	ite	gt
 8015e02:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015e06:	ea02 0b01 	andle.w	fp, r2, r1
 8015e0a:	2200      	movs	r2, #0
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	4650      	mov	r0, sl
 8015e10:	4659      	mov	r1, fp
 8015e12:	f7ea fe81 	bl	8000b18 <__aeabi_dcmpeq>
 8015e16:	2800      	cmp	r0, #0
 8015e18:	d1a2      	bne.n	8015d60 <_strtod_l+0x578>
 8015e1a:	9b07      	ldr	r3, [sp, #28]
 8015e1c:	9300      	str	r3, [sp, #0]
 8015e1e:	9908      	ldr	r1, [sp, #32]
 8015e20:	462b      	mov	r3, r5
 8015e22:	463a      	mov	r2, r7
 8015e24:	4620      	mov	r0, r4
 8015e26:	f002 f84f 	bl	8017ec8 <__s2b>
 8015e2a:	9007      	str	r0, [sp, #28]
 8015e2c:	2800      	cmp	r0, #0
 8015e2e:	f43f af1f 	beq.w	8015c70 <_strtod_l+0x488>
 8015e32:	9b05      	ldr	r3, [sp, #20]
 8015e34:	1b9e      	subs	r6, r3, r6
 8015e36:	9b06      	ldr	r3, [sp, #24]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	bfb4      	ite	lt
 8015e3c:	4633      	movlt	r3, r6
 8015e3e:	2300      	movge	r3, #0
 8015e40:	930c      	str	r3, [sp, #48]	; 0x30
 8015e42:	9b06      	ldr	r3, [sp, #24]
 8015e44:	2500      	movs	r5, #0
 8015e46:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8015e4a:	9312      	str	r3, [sp, #72]	; 0x48
 8015e4c:	462e      	mov	r6, r5
 8015e4e:	9b07      	ldr	r3, [sp, #28]
 8015e50:	4620      	mov	r0, r4
 8015e52:	6859      	ldr	r1, [r3, #4]
 8015e54:	f001 ff90 	bl	8017d78 <_Balloc>
 8015e58:	9005      	str	r0, [sp, #20]
 8015e5a:	2800      	cmp	r0, #0
 8015e5c:	f43f af0c 	beq.w	8015c78 <_strtod_l+0x490>
 8015e60:	9b07      	ldr	r3, [sp, #28]
 8015e62:	691a      	ldr	r2, [r3, #16]
 8015e64:	3202      	adds	r2, #2
 8015e66:	f103 010c 	add.w	r1, r3, #12
 8015e6a:	0092      	lsls	r2, r2, #2
 8015e6c:	300c      	adds	r0, #12
 8015e6e:	f001 ff69 	bl	8017d44 <memcpy>
 8015e72:	ec4b ab10 	vmov	d0, sl, fp
 8015e76:	aa1a      	add	r2, sp, #104	; 0x68
 8015e78:	a919      	add	r1, sp, #100	; 0x64
 8015e7a:	4620      	mov	r0, r4
 8015e7c:	f002 fb6a 	bl	8018554 <__d2b>
 8015e80:	ec4b ab18 	vmov	d8, sl, fp
 8015e84:	9018      	str	r0, [sp, #96]	; 0x60
 8015e86:	2800      	cmp	r0, #0
 8015e88:	f43f aef6 	beq.w	8015c78 <_strtod_l+0x490>
 8015e8c:	2101      	movs	r1, #1
 8015e8e:	4620      	mov	r0, r4
 8015e90:	f002 f8b4 	bl	8017ffc <__i2b>
 8015e94:	4606      	mov	r6, r0
 8015e96:	2800      	cmp	r0, #0
 8015e98:	f43f aeee 	beq.w	8015c78 <_strtod_l+0x490>
 8015e9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015e9e:	9904      	ldr	r1, [sp, #16]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	bfab      	itete	ge
 8015ea4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8015ea6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8015ea8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8015eaa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8015eae:	bfac      	ite	ge
 8015eb0:	eb03 0902 	addge.w	r9, r3, r2
 8015eb4:	1ad7      	sublt	r7, r2, r3
 8015eb6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8015eb8:	eba3 0801 	sub.w	r8, r3, r1
 8015ebc:	4490      	add	r8, r2
 8015ebe:	4ba1      	ldr	r3, [pc, #644]	; (8016144 <_strtod_l+0x95c>)
 8015ec0:	f108 38ff 	add.w	r8, r8, #4294967295
 8015ec4:	4598      	cmp	r8, r3
 8015ec6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015eca:	f280 80c7 	bge.w	801605c <_strtod_l+0x874>
 8015ece:	eba3 0308 	sub.w	r3, r3, r8
 8015ed2:	2b1f      	cmp	r3, #31
 8015ed4:	eba2 0203 	sub.w	r2, r2, r3
 8015ed8:	f04f 0101 	mov.w	r1, #1
 8015edc:	f300 80b1 	bgt.w	8016042 <_strtod_l+0x85a>
 8015ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8015ee4:	930d      	str	r3, [sp, #52]	; 0x34
 8015ee6:	2300      	movs	r3, #0
 8015ee8:	9308      	str	r3, [sp, #32]
 8015eea:	eb09 0802 	add.w	r8, r9, r2
 8015eee:	9b04      	ldr	r3, [sp, #16]
 8015ef0:	45c1      	cmp	r9, r8
 8015ef2:	4417      	add	r7, r2
 8015ef4:	441f      	add	r7, r3
 8015ef6:	464b      	mov	r3, r9
 8015ef8:	bfa8      	it	ge
 8015efa:	4643      	movge	r3, r8
 8015efc:	42bb      	cmp	r3, r7
 8015efe:	bfa8      	it	ge
 8015f00:	463b      	movge	r3, r7
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	bfc2      	ittt	gt
 8015f06:	eba8 0803 	subgt.w	r8, r8, r3
 8015f0a:	1aff      	subgt	r7, r7, r3
 8015f0c:	eba9 0903 	subgt.w	r9, r9, r3
 8015f10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	dd17      	ble.n	8015f46 <_strtod_l+0x75e>
 8015f16:	4631      	mov	r1, r6
 8015f18:	461a      	mov	r2, r3
 8015f1a:	4620      	mov	r0, r4
 8015f1c:	f002 f92e 	bl	801817c <__pow5mult>
 8015f20:	4606      	mov	r6, r0
 8015f22:	2800      	cmp	r0, #0
 8015f24:	f43f aea8 	beq.w	8015c78 <_strtod_l+0x490>
 8015f28:	4601      	mov	r1, r0
 8015f2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015f2c:	4620      	mov	r0, r4
 8015f2e:	f002 f87b 	bl	8018028 <__multiply>
 8015f32:	900b      	str	r0, [sp, #44]	; 0x2c
 8015f34:	2800      	cmp	r0, #0
 8015f36:	f43f ae9f 	beq.w	8015c78 <_strtod_l+0x490>
 8015f3a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015f3c:	4620      	mov	r0, r4
 8015f3e:	f001 ff5b 	bl	8017df8 <_Bfree>
 8015f42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f44:	9318      	str	r3, [sp, #96]	; 0x60
 8015f46:	f1b8 0f00 	cmp.w	r8, #0
 8015f4a:	f300 808c 	bgt.w	8016066 <_strtod_l+0x87e>
 8015f4e:	9b06      	ldr	r3, [sp, #24]
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	dd08      	ble.n	8015f66 <_strtod_l+0x77e>
 8015f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015f56:	9905      	ldr	r1, [sp, #20]
 8015f58:	4620      	mov	r0, r4
 8015f5a:	f002 f90f 	bl	801817c <__pow5mult>
 8015f5e:	9005      	str	r0, [sp, #20]
 8015f60:	2800      	cmp	r0, #0
 8015f62:	f43f ae89 	beq.w	8015c78 <_strtod_l+0x490>
 8015f66:	2f00      	cmp	r7, #0
 8015f68:	dd08      	ble.n	8015f7c <_strtod_l+0x794>
 8015f6a:	9905      	ldr	r1, [sp, #20]
 8015f6c:	463a      	mov	r2, r7
 8015f6e:	4620      	mov	r0, r4
 8015f70:	f002 f95e 	bl	8018230 <__lshift>
 8015f74:	9005      	str	r0, [sp, #20]
 8015f76:	2800      	cmp	r0, #0
 8015f78:	f43f ae7e 	beq.w	8015c78 <_strtod_l+0x490>
 8015f7c:	f1b9 0f00 	cmp.w	r9, #0
 8015f80:	dd08      	ble.n	8015f94 <_strtod_l+0x7ac>
 8015f82:	4631      	mov	r1, r6
 8015f84:	464a      	mov	r2, r9
 8015f86:	4620      	mov	r0, r4
 8015f88:	f002 f952 	bl	8018230 <__lshift>
 8015f8c:	4606      	mov	r6, r0
 8015f8e:	2800      	cmp	r0, #0
 8015f90:	f43f ae72 	beq.w	8015c78 <_strtod_l+0x490>
 8015f94:	9a05      	ldr	r2, [sp, #20]
 8015f96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015f98:	4620      	mov	r0, r4
 8015f9a:	f002 f9d5 	bl	8018348 <__mdiff>
 8015f9e:	4605      	mov	r5, r0
 8015fa0:	2800      	cmp	r0, #0
 8015fa2:	f43f ae69 	beq.w	8015c78 <_strtod_l+0x490>
 8015fa6:	68c3      	ldr	r3, [r0, #12]
 8015fa8:	930b      	str	r3, [sp, #44]	; 0x2c
 8015faa:	2300      	movs	r3, #0
 8015fac:	60c3      	str	r3, [r0, #12]
 8015fae:	4631      	mov	r1, r6
 8015fb0:	f002 f9ae 	bl	8018310 <__mcmp>
 8015fb4:	2800      	cmp	r0, #0
 8015fb6:	da60      	bge.n	801607a <_strtod_l+0x892>
 8015fb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015fba:	ea53 030a 	orrs.w	r3, r3, sl
 8015fbe:	f040 8082 	bne.w	80160c6 <_strtod_l+0x8de>
 8015fc2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d17d      	bne.n	80160c6 <_strtod_l+0x8de>
 8015fca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015fce:	0d1b      	lsrs	r3, r3, #20
 8015fd0:	051b      	lsls	r3, r3, #20
 8015fd2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8015fd6:	d976      	bls.n	80160c6 <_strtod_l+0x8de>
 8015fd8:	696b      	ldr	r3, [r5, #20]
 8015fda:	b913      	cbnz	r3, 8015fe2 <_strtod_l+0x7fa>
 8015fdc:	692b      	ldr	r3, [r5, #16]
 8015fde:	2b01      	cmp	r3, #1
 8015fe0:	dd71      	ble.n	80160c6 <_strtod_l+0x8de>
 8015fe2:	4629      	mov	r1, r5
 8015fe4:	2201      	movs	r2, #1
 8015fe6:	4620      	mov	r0, r4
 8015fe8:	f002 f922 	bl	8018230 <__lshift>
 8015fec:	4631      	mov	r1, r6
 8015fee:	4605      	mov	r5, r0
 8015ff0:	f002 f98e 	bl	8018310 <__mcmp>
 8015ff4:	2800      	cmp	r0, #0
 8015ff6:	dd66      	ble.n	80160c6 <_strtod_l+0x8de>
 8015ff8:	9904      	ldr	r1, [sp, #16]
 8015ffa:	4a53      	ldr	r2, [pc, #332]	; (8016148 <_strtod_l+0x960>)
 8015ffc:	465b      	mov	r3, fp
 8015ffe:	2900      	cmp	r1, #0
 8016000:	f000 8081 	beq.w	8016106 <_strtod_l+0x91e>
 8016004:	ea02 010b 	and.w	r1, r2, fp
 8016008:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801600c:	dc7b      	bgt.n	8016106 <_strtod_l+0x91e>
 801600e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016012:	f77f aea9 	ble.w	8015d68 <_strtod_l+0x580>
 8016016:	4b4d      	ldr	r3, [pc, #308]	; (801614c <_strtod_l+0x964>)
 8016018:	4650      	mov	r0, sl
 801601a:	4659      	mov	r1, fp
 801601c:	2200      	movs	r2, #0
 801601e:	f7ea fb13 	bl	8000648 <__aeabi_dmul>
 8016022:	460b      	mov	r3, r1
 8016024:	4303      	orrs	r3, r0
 8016026:	bf08      	it	eq
 8016028:	2322      	moveq	r3, #34	; 0x22
 801602a:	4682      	mov	sl, r0
 801602c:	468b      	mov	fp, r1
 801602e:	bf08      	it	eq
 8016030:	6023      	streq	r3, [r4, #0]
 8016032:	e62b      	b.n	8015c8c <_strtod_l+0x4a4>
 8016034:	f04f 32ff 	mov.w	r2, #4294967295
 8016038:	fa02 f303 	lsl.w	r3, r2, r3
 801603c:	ea03 0a0a 	and.w	sl, r3, sl
 8016040:	e6e3      	b.n	8015e0a <_strtod_l+0x622>
 8016042:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8016046:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801604a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801604e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8016052:	fa01 f308 	lsl.w	r3, r1, r8
 8016056:	9308      	str	r3, [sp, #32]
 8016058:	910d      	str	r1, [sp, #52]	; 0x34
 801605a:	e746      	b.n	8015eea <_strtod_l+0x702>
 801605c:	2300      	movs	r3, #0
 801605e:	9308      	str	r3, [sp, #32]
 8016060:	2301      	movs	r3, #1
 8016062:	930d      	str	r3, [sp, #52]	; 0x34
 8016064:	e741      	b.n	8015eea <_strtod_l+0x702>
 8016066:	9918      	ldr	r1, [sp, #96]	; 0x60
 8016068:	4642      	mov	r2, r8
 801606a:	4620      	mov	r0, r4
 801606c:	f002 f8e0 	bl	8018230 <__lshift>
 8016070:	9018      	str	r0, [sp, #96]	; 0x60
 8016072:	2800      	cmp	r0, #0
 8016074:	f47f af6b 	bne.w	8015f4e <_strtod_l+0x766>
 8016078:	e5fe      	b.n	8015c78 <_strtod_l+0x490>
 801607a:	465f      	mov	r7, fp
 801607c:	d16e      	bne.n	801615c <_strtod_l+0x974>
 801607e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016084:	b342      	cbz	r2, 80160d8 <_strtod_l+0x8f0>
 8016086:	4a32      	ldr	r2, [pc, #200]	; (8016150 <_strtod_l+0x968>)
 8016088:	4293      	cmp	r3, r2
 801608a:	d128      	bne.n	80160de <_strtod_l+0x8f6>
 801608c:	9b04      	ldr	r3, [sp, #16]
 801608e:	4651      	mov	r1, sl
 8016090:	b1eb      	cbz	r3, 80160ce <_strtod_l+0x8e6>
 8016092:	4b2d      	ldr	r3, [pc, #180]	; (8016148 <_strtod_l+0x960>)
 8016094:	403b      	ands	r3, r7
 8016096:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801609a:	f04f 32ff 	mov.w	r2, #4294967295
 801609e:	d819      	bhi.n	80160d4 <_strtod_l+0x8ec>
 80160a0:	0d1b      	lsrs	r3, r3, #20
 80160a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80160a6:	fa02 f303 	lsl.w	r3, r2, r3
 80160aa:	4299      	cmp	r1, r3
 80160ac:	d117      	bne.n	80160de <_strtod_l+0x8f6>
 80160ae:	4b29      	ldr	r3, [pc, #164]	; (8016154 <_strtod_l+0x96c>)
 80160b0:	429f      	cmp	r7, r3
 80160b2:	d102      	bne.n	80160ba <_strtod_l+0x8d2>
 80160b4:	3101      	adds	r1, #1
 80160b6:	f43f addf 	beq.w	8015c78 <_strtod_l+0x490>
 80160ba:	4b23      	ldr	r3, [pc, #140]	; (8016148 <_strtod_l+0x960>)
 80160bc:	403b      	ands	r3, r7
 80160be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80160c2:	f04f 0a00 	mov.w	sl, #0
 80160c6:	9b04      	ldr	r3, [sp, #16]
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d1a4      	bne.n	8016016 <_strtod_l+0x82e>
 80160cc:	e5de      	b.n	8015c8c <_strtod_l+0x4a4>
 80160ce:	f04f 33ff 	mov.w	r3, #4294967295
 80160d2:	e7ea      	b.n	80160aa <_strtod_l+0x8c2>
 80160d4:	4613      	mov	r3, r2
 80160d6:	e7e8      	b.n	80160aa <_strtod_l+0x8c2>
 80160d8:	ea53 030a 	orrs.w	r3, r3, sl
 80160dc:	d08c      	beq.n	8015ff8 <_strtod_l+0x810>
 80160de:	9b08      	ldr	r3, [sp, #32]
 80160e0:	b1db      	cbz	r3, 801611a <_strtod_l+0x932>
 80160e2:	423b      	tst	r3, r7
 80160e4:	d0ef      	beq.n	80160c6 <_strtod_l+0x8de>
 80160e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80160e8:	9a04      	ldr	r2, [sp, #16]
 80160ea:	4650      	mov	r0, sl
 80160ec:	4659      	mov	r1, fp
 80160ee:	b1c3      	cbz	r3, 8016122 <_strtod_l+0x93a>
 80160f0:	f7ff fb5e 	bl	80157b0 <sulp>
 80160f4:	4602      	mov	r2, r0
 80160f6:	460b      	mov	r3, r1
 80160f8:	ec51 0b18 	vmov	r0, r1, d8
 80160fc:	f7ea f8ee 	bl	80002dc <__adddf3>
 8016100:	4682      	mov	sl, r0
 8016102:	468b      	mov	fp, r1
 8016104:	e7df      	b.n	80160c6 <_strtod_l+0x8de>
 8016106:	4013      	ands	r3, r2
 8016108:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801610c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016110:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016114:	f04f 3aff 	mov.w	sl, #4294967295
 8016118:	e7d5      	b.n	80160c6 <_strtod_l+0x8de>
 801611a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801611c:	ea13 0f0a 	tst.w	r3, sl
 8016120:	e7e0      	b.n	80160e4 <_strtod_l+0x8fc>
 8016122:	f7ff fb45 	bl	80157b0 <sulp>
 8016126:	4602      	mov	r2, r0
 8016128:	460b      	mov	r3, r1
 801612a:	ec51 0b18 	vmov	r0, r1, d8
 801612e:	f7ea f8d3 	bl	80002d8 <__aeabi_dsub>
 8016132:	2200      	movs	r2, #0
 8016134:	2300      	movs	r3, #0
 8016136:	4682      	mov	sl, r0
 8016138:	468b      	mov	fp, r1
 801613a:	f7ea fced 	bl	8000b18 <__aeabi_dcmpeq>
 801613e:	2800      	cmp	r0, #0
 8016140:	d0c1      	beq.n	80160c6 <_strtod_l+0x8de>
 8016142:	e611      	b.n	8015d68 <_strtod_l+0x580>
 8016144:	fffffc02 	.word	0xfffffc02
 8016148:	7ff00000 	.word	0x7ff00000
 801614c:	39500000 	.word	0x39500000
 8016150:	000fffff 	.word	0x000fffff
 8016154:	7fefffff 	.word	0x7fefffff
 8016158:	0802a768 	.word	0x0802a768
 801615c:	4631      	mov	r1, r6
 801615e:	4628      	mov	r0, r5
 8016160:	f002 fa54 	bl	801860c <__ratio>
 8016164:	ec59 8b10 	vmov	r8, r9, d0
 8016168:	ee10 0a10 	vmov	r0, s0
 801616c:	2200      	movs	r2, #0
 801616e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016172:	4649      	mov	r1, r9
 8016174:	f7ea fce4 	bl	8000b40 <__aeabi_dcmple>
 8016178:	2800      	cmp	r0, #0
 801617a:	d07a      	beq.n	8016272 <_strtod_l+0xa8a>
 801617c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801617e:	2b00      	cmp	r3, #0
 8016180:	d04a      	beq.n	8016218 <_strtod_l+0xa30>
 8016182:	4b95      	ldr	r3, [pc, #596]	; (80163d8 <_strtod_l+0xbf0>)
 8016184:	2200      	movs	r2, #0
 8016186:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801618a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80163d8 <_strtod_l+0xbf0>
 801618e:	f04f 0800 	mov.w	r8, #0
 8016192:	4b92      	ldr	r3, [pc, #584]	; (80163dc <_strtod_l+0xbf4>)
 8016194:	403b      	ands	r3, r7
 8016196:	930d      	str	r3, [sp, #52]	; 0x34
 8016198:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801619a:	4b91      	ldr	r3, [pc, #580]	; (80163e0 <_strtod_l+0xbf8>)
 801619c:	429a      	cmp	r2, r3
 801619e:	f040 80b0 	bne.w	8016302 <_strtod_l+0xb1a>
 80161a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80161a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80161aa:	ec4b ab10 	vmov	d0, sl, fp
 80161ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80161b2:	f002 f953 	bl	801845c <__ulp>
 80161b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80161ba:	ec53 2b10 	vmov	r2, r3, d0
 80161be:	f7ea fa43 	bl	8000648 <__aeabi_dmul>
 80161c2:	4652      	mov	r2, sl
 80161c4:	465b      	mov	r3, fp
 80161c6:	f7ea f889 	bl	80002dc <__adddf3>
 80161ca:	460b      	mov	r3, r1
 80161cc:	4983      	ldr	r1, [pc, #524]	; (80163dc <_strtod_l+0xbf4>)
 80161ce:	4a85      	ldr	r2, [pc, #532]	; (80163e4 <_strtod_l+0xbfc>)
 80161d0:	4019      	ands	r1, r3
 80161d2:	4291      	cmp	r1, r2
 80161d4:	4682      	mov	sl, r0
 80161d6:	d960      	bls.n	801629a <_strtod_l+0xab2>
 80161d8:	ee18 3a90 	vmov	r3, s17
 80161dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80161e0:	4293      	cmp	r3, r2
 80161e2:	d104      	bne.n	80161ee <_strtod_l+0xa06>
 80161e4:	ee18 3a10 	vmov	r3, s16
 80161e8:	3301      	adds	r3, #1
 80161ea:	f43f ad45 	beq.w	8015c78 <_strtod_l+0x490>
 80161ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 80163f0 <_strtod_l+0xc08>
 80161f2:	f04f 3aff 	mov.w	sl, #4294967295
 80161f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80161f8:	4620      	mov	r0, r4
 80161fa:	f001 fdfd 	bl	8017df8 <_Bfree>
 80161fe:	9905      	ldr	r1, [sp, #20]
 8016200:	4620      	mov	r0, r4
 8016202:	f001 fdf9 	bl	8017df8 <_Bfree>
 8016206:	4631      	mov	r1, r6
 8016208:	4620      	mov	r0, r4
 801620a:	f001 fdf5 	bl	8017df8 <_Bfree>
 801620e:	4629      	mov	r1, r5
 8016210:	4620      	mov	r0, r4
 8016212:	f001 fdf1 	bl	8017df8 <_Bfree>
 8016216:	e61a      	b.n	8015e4e <_strtod_l+0x666>
 8016218:	f1ba 0f00 	cmp.w	sl, #0
 801621c:	d11b      	bne.n	8016256 <_strtod_l+0xa6e>
 801621e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016222:	b9f3      	cbnz	r3, 8016262 <_strtod_l+0xa7a>
 8016224:	4b6c      	ldr	r3, [pc, #432]	; (80163d8 <_strtod_l+0xbf0>)
 8016226:	2200      	movs	r2, #0
 8016228:	4640      	mov	r0, r8
 801622a:	4649      	mov	r1, r9
 801622c:	f7ea fc7e 	bl	8000b2c <__aeabi_dcmplt>
 8016230:	b9d0      	cbnz	r0, 8016268 <_strtod_l+0xa80>
 8016232:	4640      	mov	r0, r8
 8016234:	4649      	mov	r1, r9
 8016236:	4b6c      	ldr	r3, [pc, #432]	; (80163e8 <_strtod_l+0xc00>)
 8016238:	2200      	movs	r2, #0
 801623a:	f7ea fa05 	bl	8000648 <__aeabi_dmul>
 801623e:	4680      	mov	r8, r0
 8016240:	4689      	mov	r9, r1
 8016242:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8016246:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801624a:	9315      	str	r3, [sp, #84]	; 0x54
 801624c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016250:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016254:	e79d      	b.n	8016192 <_strtod_l+0x9aa>
 8016256:	f1ba 0f01 	cmp.w	sl, #1
 801625a:	d102      	bne.n	8016262 <_strtod_l+0xa7a>
 801625c:	2f00      	cmp	r7, #0
 801625e:	f43f ad83 	beq.w	8015d68 <_strtod_l+0x580>
 8016262:	4b62      	ldr	r3, [pc, #392]	; (80163ec <_strtod_l+0xc04>)
 8016264:	2200      	movs	r2, #0
 8016266:	e78e      	b.n	8016186 <_strtod_l+0x99e>
 8016268:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80163e8 <_strtod_l+0xc00>
 801626c:	f04f 0800 	mov.w	r8, #0
 8016270:	e7e7      	b.n	8016242 <_strtod_l+0xa5a>
 8016272:	4b5d      	ldr	r3, [pc, #372]	; (80163e8 <_strtod_l+0xc00>)
 8016274:	4640      	mov	r0, r8
 8016276:	4649      	mov	r1, r9
 8016278:	2200      	movs	r2, #0
 801627a:	f7ea f9e5 	bl	8000648 <__aeabi_dmul>
 801627e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016280:	4680      	mov	r8, r0
 8016282:	4689      	mov	r9, r1
 8016284:	b933      	cbnz	r3, 8016294 <_strtod_l+0xaac>
 8016286:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801628a:	900e      	str	r0, [sp, #56]	; 0x38
 801628c:	930f      	str	r3, [sp, #60]	; 0x3c
 801628e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8016292:	e7dd      	b.n	8016250 <_strtod_l+0xa68>
 8016294:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8016298:	e7f9      	b.n	801628e <_strtod_l+0xaa6>
 801629a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801629e:	9b04      	ldr	r3, [sp, #16]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d1a8      	bne.n	80161f6 <_strtod_l+0xa0e>
 80162a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80162a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80162aa:	0d1b      	lsrs	r3, r3, #20
 80162ac:	051b      	lsls	r3, r3, #20
 80162ae:	429a      	cmp	r2, r3
 80162b0:	d1a1      	bne.n	80161f6 <_strtod_l+0xa0e>
 80162b2:	4640      	mov	r0, r8
 80162b4:	4649      	mov	r1, r9
 80162b6:	f7ea fd27 	bl	8000d08 <__aeabi_d2lz>
 80162ba:	f7ea f997 	bl	80005ec <__aeabi_l2d>
 80162be:	4602      	mov	r2, r0
 80162c0:	460b      	mov	r3, r1
 80162c2:	4640      	mov	r0, r8
 80162c4:	4649      	mov	r1, r9
 80162c6:	f7ea f807 	bl	80002d8 <__aeabi_dsub>
 80162ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80162cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80162d0:	ea43 030a 	orr.w	r3, r3, sl
 80162d4:	4313      	orrs	r3, r2
 80162d6:	4680      	mov	r8, r0
 80162d8:	4689      	mov	r9, r1
 80162da:	d055      	beq.n	8016388 <_strtod_l+0xba0>
 80162dc:	a336      	add	r3, pc, #216	; (adr r3, 80163b8 <_strtod_l+0xbd0>)
 80162de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162e2:	f7ea fc23 	bl	8000b2c <__aeabi_dcmplt>
 80162e6:	2800      	cmp	r0, #0
 80162e8:	f47f acd0 	bne.w	8015c8c <_strtod_l+0x4a4>
 80162ec:	a334      	add	r3, pc, #208	; (adr r3, 80163c0 <_strtod_l+0xbd8>)
 80162ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162f2:	4640      	mov	r0, r8
 80162f4:	4649      	mov	r1, r9
 80162f6:	f7ea fc37 	bl	8000b68 <__aeabi_dcmpgt>
 80162fa:	2800      	cmp	r0, #0
 80162fc:	f43f af7b 	beq.w	80161f6 <_strtod_l+0xa0e>
 8016300:	e4c4      	b.n	8015c8c <_strtod_l+0x4a4>
 8016302:	9b04      	ldr	r3, [sp, #16]
 8016304:	b333      	cbz	r3, 8016354 <_strtod_l+0xb6c>
 8016306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016308:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801630c:	d822      	bhi.n	8016354 <_strtod_l+0xb6c>
 801630e:	a32e      	add	r3, pc, #184	; (adr r3, 80163c8 <_strtod_l+0xbe0>)
 8016310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016314:	4640      	mov	r0, r8
 8016316:	4649      	mov	r1, r9
 8016318:	f7ea fc12 	bl	8000b40 <__aeabi_dcmple>
 801631c:	b1a0      	cbz	r0, 8016348 <_strtod_l+0xb60>
 801631e:	4649      	mov	r1, r9
 8016320:	4640      	mov	r0, r8
 8016322:	f7ea fc69 	bl	8000bf8 <__aeabi_d2uiz>
 8016326:	2801      	cmp	r0, #1
 8016328:	bf38      	it	cc
 801632a:	2001      	movcc	r0, #1
 801632c:	f7ea f912 	bl	8000554 <__aeabi_ui2d>
 8016330:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016332:	4680      	mov	r8, r0
 8016334:	4689      	mov	r9, r1
 8016336:	bb23      	cbnz	r3, 8016382 <_strtod_l+0xb9a>
 8016338:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801633c:	9010      	str	r0, [sp, #64]	; 0x40
 801633e:	9311      	str	r3, [sp, #68]	; 0x44
 8016340:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016344:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801634a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801634c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016350:	1a9b      	subs	r3, r3, r2
 8016352:	9309      	str	r3, [sp, #36]	; 0x24
 8016354:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016358:	eeb0 0a48 	vmov.f32	s0, s16
 801635c:	eef0 0a68 	vmov.f32	s1, s17
 8016360:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016364:	f002 f87a 	bl	801845c <__ulp>
 8016368:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801636c:	ec53 2b10 	vmov	r2, r3, d0
 8016370:	f7ea f96a 	bl	8000648 <__aeabi_dmul>
 8016374:	ec53 2b18 	vmov	r2, r3, d8
 8016378:	f7e9 ffb0 	bl	80002dc <__adddf3>
 801637c:	4682      	mov	sl, r0
 801637e:	468b      	mov	fp, r1
 8016380:	e78d      	b.n	801629e <_strtod_l+0xab6>
 8016382:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8016386:	e7db      	b.n	8016340 <_strtod_l+0xb58>
 8016388:	a311      	add	r3, pc, #68	; (adr r3, 80163d0 <_strtod_l+0xbe8>)
 801638a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801638e:	f7ea fbcd 	bl	8000b2c <__aeabi_dcmplt>
 8016392:	e7b2      	b.n	80162fa <_strtod_l+0xb12>
 8016394:	2300      	movs	r3, #0
 8016396:	930a      	str	r3, [sp, #40]	; 0x28
 8016398:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801639a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801639c:	6013      	str	r3, [r2, #0]
 801639e:	f7ff ba6b 	b.w	8015878 <_strtod_l+0x90>
 80163a2:	2a65      	cmp	r2, #101	; 0x65
 80163a4:	f43f ab5f 	beq.w	8015a66 <_strtod_l+0x27e>
 80163a8:	2a45      	cmp	r2, #69	; 0x45
 80163aa:	f43f ab5c 	beq.w	8015a66 <_strtod_l+0x27e>
 80163ae:	2301      	movs	r3, #1
 80163b0:	f7ff bb94 	b.w	8015adc <_strtod_l+0x2f4>
 80163b4:	f3af 8000 	nop.w
 80163b8:	94a03595 	.word	0x94a03595
 80163bc:	3fdfffff 	.word	0x3fdfffff
 80163c0:	35afe535 	.word	0x35afe535
 80163c4:	3fe00000 	.word	0x3fe00000
 80163c8:	ffc00000 	.word	0xffc00000
 80163cc:	41dfffff 	.word	0x41dfffff
 80163d0:	94a03595 	.word	0x94a03595
 80163d4:	3fcfffff 	.word	0x3fcfffff
 80163d8:	3ff00000 	.word	0x3ff00000
 80163dc:	7ff00000 	.word	0x7ff00000
 80163e0:	7fe00000 	.word	0x7fe00000
 80163e4:	7c9fffff 	.word	0x7c9fffff
 80163e8:	3fe00000 	.word	0x3fe00000
 80163ec:	bff00000 	.word	0xbff00000
 80163f0:	7fefffff 	.word	0x7fefffff

080163f4 <_strtod_r>:
 80163f4:	4b01      	ldr	r3, [pc, #4]	; (80163fc <_strtod_r+0x8>)
 80163f6:	f7ff b9f7 	b.w	80157e8 <_strtod_l>
 80163fa:	bf00      	nop
 80163fc:	200001fc 	.word	0x200001fc

08016400 <_strtol_l.constprop.0>:
 8016400:	2b01      	cmp	r3, #1
 8016402:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016406:	d001      	beq.n	801640c <_strtol_l.constprop.0+0xc>
 8016408:	2b24      	cmp	r3, #36	; 0x24
 801640a:	d906      	bls.n	801641a <_strtol_l.constprop.0+0x1a>
 801640c:	f7fe f938 	bl	8014680 <__errno>
 8016410:	2316      	movs	r3, #22
 8016412:	6003      	str	r3, [r0, #0]
 8016414:	2000      	movs	r0, #0
 8016416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801641a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8016500 <_strtol_l.constprop.0+0x100>
 801641e:	460d      	mov	r5, r1
 8016420:	462e      	mov	r6, r5
 8016422:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016426:	f814 700c 	ldrb.w	r7, [r4, ip]
 801642a:	f017 0708 	ands.w	r7, r7, #8
 801642e:	d1f7      	bne.n	8016420 <_strtol_l.constprop.0+0x20>
 8016430:	2c2d      	cmp	r4, #45	; 0x2d
 8016432:	d132      	bne.n	801649a <_strtol_l.constprop.0+0x9a>
 8016434:	782c      	ldrb	r4, [r5, #0]
 8016436:	2701      	movs	r7, #1
 8016438:	1cb5      	adds	r5, r6, #2
 801643a:	2b00      	cmp	r3, #0
 801643c:	d05b      	beq.n	80164f6 <_strtol_l.constprop.0+0xf6>
 801643e:	2b10      	cmp	r3, #16
 8016440:	d109      	bne.n	8016456 <_strtol_l.constprop.0+0x56>
 8016442:	2c30      	cmp	r4, #48	; 0x30
 8016444:	d107      	bne.n	8016456 <_strtol_l.constprop.0+0x56>
 8016446:	782c      	ldrb	r4, [r5, #0]
 8016448:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801644c:	2c58      	cmp	r4, #88	; 0x58
 801644e:	d14d      	bne.n	80164ec <_strtol_l.constprop.0+0xec>
 8016450:	786c      	ldrb	r4, [r5, #1]
 8016452:	2310      	movs	r3, #16
 8016454:	3502      	adds	r5, #2
 8016456:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801645a:	f108 38ff 	add.w	r8, r8, #4294967295
 801645e:	f04f 0c00 	mov.w	ip, #0
 8016462:	fbb8 f9f3 	udiv	r9, r8, r3
 8016466:	4666      	mov	r6, ip
 8016468:	fb03 8a19 	mls	sl, r3, r9, r8
 801646c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8016470:	f1be 0f09 	cmp.w	lr, #9
 8016474:	d816      	bhi.n	80164a4 <_strtol_l.constprop.0+0xa4>
 8016476:	4674      	mov	r4, lr
 8016478:	42a3      	cmp	r3, r4
 801647a:	dd24      	ble.n	80164c6 <_strtol_l.constprop.0+0xc6>
 801647c:	f1bc 0f00 	cmp.w	ip, #0
 8016480:	db1e      	blt.n	80164c0 <_strtol_l.constprop.0+0xc0>
 8016482:	45b1      	cmp	r9, r6
 8016484:	d31c      	bcc.n	80164c0 <_strtol_l.constprop.0+0xc0>
 8016486:	d101      	bne.n	801648c <_strtol_l.constprop.0+0x8c>
 8016488:	45a2      	cmp	sl, r4
 801648a:	db19      	blt.n	80164c0 <_strtol_l.constprop.0+0xc0>
 801648c:	fb06 4603 	mla	r6, r6, r3, r4
 8016490:	f04f 0c01 	mov.w	ip, #1
 8016494:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016498:	e7e8      	b.n	801646c <_strtol_l.constprop.0+0x6c>
 801649a:	2c2b      	cmp	r4, #43	; 0x2b
 801649c:	bf04      	itt	eq
 801649e:	782c      	ldrbeq	r4, [r5, #0]
 80164a0:	1cb5      	addeq	r5, r6, #2
 80164a2:	e7ca      	b.n	801643a <_strtol_l.constprop.0+0x3a>
 80164a4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80164a8:	f1be 0f19 	cmp.w	lr, #25
 80164ac:	d801      	bhi.n	80164b2 <_strtol_l.constprop.0+0xb2>
 80164ae:	3c37      	subs	r4, #55	; 0x37
 80164b0:	e7e2      	b.n	8016478 <_strtol_l.constprop.0+0x78>
 80164b2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80164b6:	f1be 0f19 	cmp.w	lr, #25
 80164ba:	d804      	bhi.n	80164c6 <_strtol_l.constprop.0+0xc6>
 80164bc:	3c57      	subs	r4, #87	; 0x57
 80164be:	e7db      	b.n	8016478 <_strtol_l.constprop.0+0x78>
 80164c0:	f04f 3cff 	mov.w	ip, #4294967295
 80164c4:	e7e6      	b.n	8016494 <_strtol_l.constprop.0+0x94>
 80164c6:	f1bc 0f00 	cmp.w	ip, #0
 80164ca:	da05      	bge.n	80164d8 <_strtol_l.constprop.0+0xd8>
 80164cc:	2322      	movs	r3, #34	; 0x22
 80164ce:	6003      	str	r3, [r0, #0]
 80164d0:	4646      	mov	r6, r8
 80164d2:	b942      	cbnz	r2, 80164e6 <_strtol_l.constprop.0+0xe6>
 80164d4:	4630      	mov	r0, r6
 80164d6:	e79e      	b.n	8016416 <_strtol_l.constprop.0+0x16>
 80164d8:	b107      	cbz	r7, 80164dc <_strtol_l.constprop.0+0xdc>
 80164da:	4276      	negs	r6, r6
 80164dc:	2a00      	cmp	r2, #0
 80164de:	d0f9      	beq.n	80164d4 <_strtol_l.constprop.0+0xd4>
 80164e0:	f1bc 0f00 	cmp.w	ip, #0
 80164e4:	d000      	beq.n	80164e8 <_strtol_l.constprop.0+0xe8>
 80164e6:	1e69      	subs	r1, r5, #1
 80164e8:	6011      	str	r1, [r2, #0]
 80164ea:	e7f3      	b.n	80164d4 <_strtol_l.constprop.0+0xd4>
 80164ec:	2430      	movs	r4, #48	; 0x30
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d1b1      	bne.n	8016456 <_strtol_l.constprop.0+0x56>
 80164f2:	2308      	movs	r3, #8
 80164f4:	e7af      	b.n	8016456 <_strtol_l.constprop.0+0x56>
 80164f6:	2c30      	cmp	r4, #48	; 0x30
 80164f8:	d0a5      	beq.n	8016446 <_strtol_l.constprop.0+0x46>
 80164fa:	230a      	movs	r3, #10
 80164fc:	e7ab      	b.n	8016456 <_strtol_l.constprop.0+0x56>
 80164fe:	bf00      	nop
 8016500:	0802a791 	.word	0x0802a791

08016504 <_strtol_r>:
 8016504:	f7ff bf7c 	b.w	8016400 <_strtol_l.constprop.0>

08016508 <quorem>:
 8016508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801650c:	6903      	ldr	r3, [r0, #16]
 801650e:	690c      	ldr	r4, [r1, #16]
 8016510:	42a3      	cmp	r3, r4
 8016512:	4607      	mov	r7, r0
 8016514:	f2c0 8081 	blt.w	801661a <quorem+0x112>
 8016518:	3c01      	subs	r4, #1
 801651a:	f101 0814 	add.w	r8, r1, #20
 801651e:	f100 0514 	add.w	r5, r0, #20
 8016522:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016526:	9301      	str	r3, [sp, #4]
 8016528:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801652c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016530:	3301      	adds	r3, #1
 8016532:	429a      	cmp	r2, r3
 8016534:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016538:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801653c:	fbb2 f6f3 	udiv	r6, r2, r3
 8016540:	d331      	bcc.n	80165a6 <quorem+0x9e>
 8016542:	f04f 0e00 	mov.w	lr, #0
 8016546:	4640      	mov	r0, r8
 8016548:	46ac      	mov	ip, r5
 801654a:	46f2      	mov	sl, lr
 801654c:	f850 2b04 	ldr.w	r2, [r0], #4
 8016550:	b293      	uxth	r3, r2
 8016552:	fb06 e303 	mla	r3, r6, r3, lr
 8016556:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801655a:	b29b      	uxth	r3, r3
 801655c:	ebaa 0303 	sub.w	r3, sl, r3
 8016560:	f8dc a000 	ldr.w	sl, [ip]
 8016564:	0c12      	lsrs	r2, r2, #16
 8016566:	fa13 f38a 	uxtah	r3, r3, sl
 801656a:	fb06 e202 	mla	r2, r6, r2, lr
 801656e:	9300      	str	r3, [sp, #0]
 8016570:	9b00      	ldr	r3, [sp, #0]
 8016572:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016576:	b292      	uxth	r2, r2
 8016578:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801657c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016580:	f8bd 3000 	ldrh.w	r3, [sp]
 8016584:	4581      	cmp	r9, r0
 8016586:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801658a:	f84c 3b04 	str.w	r3, [ip], #4
 801658e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8016592:	d2db      	bcs.n	801654c <quorem+0x44>
 8016594:	f855 300b 	ldr.w	r3, [r5, fp]
 8016598:	b92b      	cbnz	r3, 80165a6 <quorem+0x9e>
 801659a:	9b01      	ldr	r3, [sp, #4]
 801659c:	3b04      	subs	r3, #4
 801659e:	429d      	cmp	r5, r3
 80165a0:	461a      	mov	r2, r3
 80165a2:	d32e      	bcc.n	8016602 <quorem+0xfa>
 80165a4:	613c      	str	r4, [r7, #16]
 80165a6:	4638      	mov	r0, r7
 80165a8:	f001 feb2 	bl	8018310 <__mcmp>
 80165ac:	2800      	cmp	r0, #0
 80165ae:	db24      	blt.n	80165fa <quorem+0xf2>
 80165b0:	3601      	adds	r6, #1
 80165b2:	4628      	mov	r0, r5
 80165b4:	f04f 0c00 	mov.w	ip, #0
 80165b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80165bc:	f8d0 e000 	ldr.w	lr, [r0]
 80165c0:	b293      	uxth	r3, r2
 80165c2:	ebac 0303 	sub.w	r3, ip, r3
 80165c6:	0c12      	lsrs	r2, r2, #16
 80165c8:	fa13 f38e 	uxtah	r3, r3, lr
 80165cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80165d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80165d4:	b29b      	uxth	r3, r3
 80165d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80165da:	45c1      	cmp	r9, r8
 80165dc:	f840 3b04 	str.w	r3, [r0], #4
 80165e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80165e4:	d2e8      	bcs.n	80165b8 <quorem+0xb0>
 80165e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80165ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80165ee:	b922      	cbnz	r2, 80165fa <quorem+0xf2>
 80165f0:	3b04      	subs	r3, #4
 80165f2:	429d      	cmp	r5, r3
 80165f4:	461a      	mov	r2, r3
 80165f6:	d30a      	bcc.n	801660e <quorem+0x106>
 80165f8:	613c      	str	r4, [r7, #16]
 80165fa:	4630      	mov	r0, r6
 80165fc:	b003      	add	sp, #12
 80165fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016602:	6812      	ldr	r2, [r2, #0]
 8016604:	3b04      	subs	r3, #4
 8016606:	2a00      	cmp	r2, #0
 8016608:	d1cc      	bne.n	80165a4 <quorem+0x9c>
 801660a:	3c01      	subs	r4, #1
 801660c:	e7c7      	b.n	801659e <quorem+0x96>
 801660e:	6812      	ldr	r2, [r2, #0]
 8016610:	3b04      	subs	r3, #4
 8016612:	2a00      	cmp	r2, #0
 8016614:	d1f0      	bne.n	80165f8 <quorem+0xf0>
 8016616:	3c01      	subs	r4, #1
 8016618:	e7eb      	b.n	80165f2 <quorem+0xea>
 801661a:	2000      	movs	r0, #0
 801661c:	e7ee      	b.n	80165fc <quorem+0xf4>
	...

08016620 <_dtoa_r>:
 8016620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016624:	ed2d 8b04 	vpush	{d8-d9}
 8016628:	ec57 6b10 	vmov	r6, r7, d0
 801662c:	b093      	sub	sp, #76	; 0x4c
 801662e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016630:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016634:	9106      	str	r1, [sp, #24]
 8016636:	ee10 aa10 	vmov	sl, s0
 801663a:	4604      	mov	r4, r0
 801663c:	9209      	str	r2, [sp, #36]	; 0x24
 801663e:	930c      	str	r3, [sp, #48]	; 0x30
 8016640:	46bb      	mov	fp, r7
 8016642:	b975      	cbnz	r5, 8016662 <_dtoa_r+0x42>
 8016644:	2010      	movs	r0, #16
 8016646:	f7fe f845 	bl	80146d4 <malloc>
 801664a:	4602      	mov	r2, r0
 801664c:	6260      	str	r0, [r4, #36]	; 0x24
 801664e:	b920      	cbnz	r0, 801665a <_dtoa_r+0x3a>
 8016650:	4ba7      	ldr	r3, [pc, #668]	; (80168f0 <_dtoa_r+0x2d0>)
 8016652:	21ea      	movs	r1, #234	; 0xea
 8016654:	48a7      	ldr	r0, [pc, #668]	; (80168f4 <_dtoa_r+0x2d4>)
 8016656:	f002 fc5b 	bl	8018f10 <__assert_func>
 801665a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801665e:	6005      	str	r5, [r0, #0]
 8016660:	60c5      	str	r5, [r0, #12]
 8016662:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016664:	6819      	ldr	r1, [r3, #0]
 8016666:	b151      	cbz	r1, 801667e <_dtoa_r+0x5e>
 8016668:	685a      	ldr	r2, [r3, #4]
 801666a:	604a      	str	r2, [r1, #4]
 801666c:	2301      	movs	r3, #1
 801666e:	4093      	lsls	r3, r2
 8016670:	608b      	str	r3, [r1, #8]
 8016672:	4620      	mov	r0, r4
 8016674:	f001 fbc0 	bl	8017df8 <_Bfree>
 8016678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801667a:	2200      	movs	r2, #0
 801667c:	601a      	str	r2, [r3, #0]
 801667e:	1e3b      	subs	r3, r7, #0
 8016680:	bfaa      	itet	ge
 8016682:	2300      	movge	r3, #0
 8016684:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8016688:	f8c8 3000 	strge.w	r3, [r8]
 801668c:	4b9a      	ldr	r3, [pc, #616]	; (80168f8 <_dtoa_r+0x2d8>)
 801668e:	bfbc      	itt	lt
 8016690:	2201      	movlt	r2, #1
 8016692:	f8c8 2000 	strlt.w	r2, [r8]
 8016696:	ea33 030b 	bics.w	r3, r3, fp
 801669a:	d11b      	bne.n	80166d4 <_dtoa_r+0xb4>
 801669c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801669e:	f242 730f 	movw	r3, #9999	; 0x270f
 80166a2:	6013      	str	r3, [r2, #0]
 80166a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80166a8:	4333      	orrs	r3, r6
 80166aa:	f000 8592 	beq.w	80171d2 <_dtoa_r+0xbb2>
 80166ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80166b0:	b963      	cbnz	r3, 80166cc <_dtoa_r+0xac>
 80166b2:	4b92      	ldr	r3, [pc, #584]	; (80168fc <_dtoa_r+0x2dc>)
 80166b4:	e022      	b.n	80166fc <_dtoa_r+0xdc>
 80166b6:	4b92      	ldr	r3, [pc, #584]	; (8016900 <_dtoa_r+0x2e0>)
 80166b8:	9301      	str	r3, [sp, #4]
 80166ba:	3308      	adds	r3, #8
 80166bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80166be:	6013      	str	r3, [r2, #0]
 80166c0:	9801      	ldr	r0, [sp, #4]
 80166c2:	b013      	add	sp, #76	; 0x4c
 80166c4:	ecbd 8b04 	vpop	{d8-d9}
 80166c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166cc:	4b8b      	ldr	r3, [pc, #556]	; (80168fc <_dtoa_r+0x2dc>)
 80166ce:	9301      	str	r3, [sp, #4]
 80166d0:	3303      	adds	r3, #3
 80166d2:	e7f3      	b.n	80166bc <_dtoa_r+0x9c>
 80166d4:	2200      	movs	r2, #0
 80166d6:	2300      	movs	r3, #0
 80166d8:	4650      	mov	r0, sl
 80166da:	4659      	mov	r1, fp
 80166dc:	f7ea fa1c 	bl	8000b18 <__aeabi_dcmpeq>
 80166e0:	ec4b ab19 	vmov	d9, sl, fp
 80166e4:	4680      	mov	r8, r0
 80166e6:	b158      	cbz	r0, 8016700 <_dtoa_r+0xe0>
 80166e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80166ea:	2301      	movs	r3, #1
 80166ec:	6013      	str	r3, [r2, #0]
 80166ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	f000 856b 	beq.w	80171cc <_dtoa_r+0xbac>
 80166f6:	4883      	ldr	r0, [pc, #524]	; (8016904 <_dtoa_r+0x2e4>)
 80166f8:	6018      	str	r0, [r3, #0]
 80166fa:	1e43      	subs	r3, r0, #1
 80166fc:	9301      	str	r3, [sp, #4]
 80166fe:	e7df      	b.n	80166c0 <_dtoa_r+0xa0>
 8016700:	ec4b ab10 	vmov	d0, sl, fp
 8016704:	aa10      	add	r2, sp, #64	; 0x40
 8016706:	a911      	add	r1, sp, #68	; 0x44
 8016708:	4620      	mov	r0, r4
 801670a:	f001 ff23 	bl	8018554 <__d2b>
 801670e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8016712:	ee08 0a10 	vmov	s16, r0
 8016716:	2d00      	cmp	r5, #0
 8016718:	f000 8084 	beq.w	8016824 <_dtoa_r+0x204>
 801671c:	ee19 3a90 	vmov	r3, s19
 8016720:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016724:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8016728:	4656      	mov	r6, sl
 801672a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801672e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016732:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8016736:	4b74      	ldr	r3, [pc, #464]	; (8016908 <_dtoa_r+0x2e8>)
 8016738:	2200      	movs	r2, #0
 801673a:	4630      	mov	r0, r6
 801673c:	4639      	mov	r1, r7
 801673e:	f7e9 fdcb 	bl	80002d8 <__aeabi_dsub>
 8016742:	a365      	add	r3, pc, #404	; (adr r3, 80168d8 <_dtoa_r+0x2b8>)
 8016744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016748:	f7e9 ff7e 	bl	8000648 <__aeabi_dmul>
 801674c:	a364      	add	r3, pc, #400	; (adr r3, 80168e0 <_dtoa_r+0x2c0>)
 801674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016752:	f7e9 fdc3 	bl	80002dc <__adddf3>
 8016756:	4606      	mov	r6, r0
 8016758:	4628      	mov	r0, r5
 801675a:	460f      	mov	r7, r1
 801675c:	f7e9 ff0a 	bl	8000574 <__aeabi_i2d>
 8016760:	a361      	add	r3, pc, #388	; (adr r3, 80168e8 <_dtoa_r+0x2c8>)
 8016762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016766:	f7e9 ff6f 	bl	8000648 <__aeabi_dmul>
 801676a:	4602      	mov	r2, r0
 801676c:	460b      	mov	r3, r1
 801676e:	4630      	mov	r0, r6
 8016770:	4639      	mov	r1, r7
 8016772:	f7e9 fdb3 	bl	80002dc <__adddf3>
 8016776:	4606      	mov	r6, r0
 8016778:	460f      	mov	r7, r1
 801677a:	f7ea fa15 	bl	8000ba8 <__aeabi_d2iz>
 801677e:	2200      	movs	r2, #0
 8016780:	9000      	str	r0, [sp, #0]
 8016782:	2300      	movs	r3, #0
 8016784:	4630      	mov	r0, r6
 8016786:	4639      	mov	r1, r7
 8016788:	f7ea f9d0 	bl	8000b2c <__aeabi_dcmplt>
 801678c:	b150      	cbz	r0, 80167a4 <_dtoa_r+0x184>
 801678e:	9800      	ldr	r0, [sp, #0]
 8016790:	f7e9 fef0 	bl	8000574 <__aeabi_i2d>
 8016794:	4632      	mov	r2, r6
 8016796:	463b      	mov	r3, r7
 8016798:	f7ea f9be 	bl	8000b18 <__aeabi_dcmpeq>
 801679c:	b910      	cbnz	r0, 80167a4 <_dtoa_r+0x184>
 801679e:	9b00      	ldr	r3, [sp, #0]
 80167a0:	3b01      	subs	r3, #1
 80167a2:	9300      	str	r3, [sp, #0]
 80167a4:	9b00      	ldr	r3, [sp, #0]
 80167a6:	2b16      	cmp	r3, #22
 80167a8:	d85a      	bhi.n	8016860 <_dtoa_r+0x240>
 80167aa:	9a00      	ldr	r2, [sp, #0]
 80167ac:	4b57      	ldr	r3, [pc, #348]	; (801690c <_dtoa_r+0x2ec>)
 80167ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80167b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167b6:	ec51 0b19 	vmov	r0, r1, d9
 80167ba:	f7ea f9b7 	bl	8000b2c <__aeabi_dcmplt>
 80167be:	2800      	cmp	r0, #0
 80167c0:	d050      	beq.n	8016864 <_dtoa_r+0x244>
 80167c2:	9b00      	ldr	r3, [sp, #0]
 80167c4:	3b01      	subs	r3, #1
 80167c6:	9300      	str	r3, [sp, #0]
 80167c8:	2300      	movs	r3, #0
 80167ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80167cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80167ce:	1b5d      	subs	r5, r3, r5
 80167d0:	1e6b      	subs	r3, r5, #1
 80167d2:	9305      	str	r3, [sp, #20]
 80167d4:	bf45      	ittet	mi
 80167d6:	f1c5 0301 	rsbmi	r3, r5, #1
 80167da:	9304      	strmi	r3, [sp, #16]
 80167dc:	2300      	movpl	r3, #0
 80167de:	2300      	movmi	r3, #0
 80167e0:	bf4c      	ite	mi
 80167e2:	9305      	strmi	r3, [sp, #20]
 80167e4:	9304      	strpl	r3, [sp, #16]
 80167e6:	9b00      	ldr	r3, [sp, #0]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	db3d      	blt.n	8016868 <_dtoa_r+0x248>
 80167ec:	9b05      	ldr	r3, [sp, #20]
 80167ee:	9a00      	ldr	r2, [sp, #0]
 80167f0:	920a      	str	r2, [sp, #40]	; 0x28
 80167f2:	4413      	add	r3, r2
 80167f4:	9305      	str	r3, [sp, #20]
 80167f6:	2300      	movs	r3, #0
 80167f8:	9307      	str	r3, [sp, #28]
 80167fa:	9b06      	ldr	r3, [sp, #24]
 80167fc:	2b09      	cmp	r3, #9
 80167fe:	f200 8089 	bhi.w	8016914 <_dtoa_r+0x2f4>
 8016802:	2b05      	cmp	r3, #5
 8016804:	bfc4      	itt	gt
 8016806:	3b04      	subgt	r3, #4
 8016808:	9306      	strgt	r3, [sp, #24]
 801680a:	9b06      	ldr	r3, [sp, #24]
 801680c:	f1a3 0302 	sub.w	r3, r3, #2
 8016810:	bfcc      	ite	gt
 8016812:	2500      	movgt	r5, #0
 8016814:	2501      	movle	r5, #1
 8016816:	2b03      	cmp	r3, #3
 8016818:	f200 8087 	bhi.w	801692a <_dtoa_r+0x30a>
 801681c:	e8df f003 	tbb	[pc, r3]
 8016820:	59383a2d 	.word	0x59383a2d
 8016824:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8016828:	441d      	add	r5, r3
 801682a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801682e:	2b20      	cmp	r3, #32
 8016830:	bfc1      	itttt	gt
 8016832:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8016836:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801683a:	fa0b f303 	lslgt.w	r3, fp, r3
 801683e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8016842:	bfda      	itte	le
 8016844:	f1c3 0320 	rsble	r3, r3, #32
 8016848:	fa06 f003 	lslle.w	r0, r6, r3
 801684c:	4318      	orrgt	r0, r3
 801684e:	f7e9 fe81 	bl	8000554 <__aeabi_ui2d>
 8016852:	2301      	movs	r3, #1
 8016854:	4606      	mov	r6, r0
 8016856:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801685a:	3d01      	subs	r5, #1
 801685c:	930e      	str	r3, [sp, #56]	; 0x38
 801685e:	e76a      	b.n	8016736 <_dtoa_r+0x116>
 8016860:	2301      	movs	r3, #1
 8016862:	e7b2      	b.n	80167ca <_dtoa_r+0x1aa>
 8016864:	900b      	str	r0, [sp, #44]	; 0x2c
 8016866:	e7b1      	b.n	80167cc <_dtoa_r+0x1ac>
 8016868:	9b04      	ldr	r3, [sp, #16]
 801686a:	9a00      	ldr	r2, [sp, #0]
 801686c:	1a9b      	subs	r3, r3, r2
 801686e:	9304      	str	r3, [sp, #16]
 8016870:	4253      	negs	r3, r2
 8016872:	9307      	str	r3, [sp, #28]
 8016874:	2300      	movs	r3, #0
 8016876:	930a      	str	r3, [sp, #40]	; 0x28
 8016878:	e7bf      	b.n	80167fa <_dtoa_r+0x1da>
 801687a:	2300      	movs	r3, #0
 801687c:	9308      	str	r3, [sp, #32]
 801687e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016880:	2b00      	cmp	r3, #0
 8016882:	dc55      	bgt.n	8016930 <_dtoa_r+0x310>
 8016884:	2301      	movs	r3, #1
 8016886:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801688a:	461a      	mov	r2, r3
 801688c:	9209      	str	r2, [sp, #36]	; 0x24
 801688e:	e00c      	b.n	80168aa <_dtoa_r+0x28a>
 8016890:	2301      	movs	r3, #1
 8016892:	e7f3      	b.n	801687c <_dtoa_r+0x25c>
 8016894:	2300      	movs	r3, #0
 8016896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016898:	9308      	str	r3, [sp, #32]
 801689a:	9b00      	ldr	r3, [sp, #0]
 801689c:	4413      	add	r3, r2
 801689e:	9302      	str	r3, [sp, #8]
 80168a0:	3301      	adds	r3, #1
 80168a2:	2b01      	cmp	r3, #1
 80168a4:	9303      	str	r3, [sp, #12]
 80168a6:	bfb8      	it	lt
 80168a8:	2301      	movlt	r3, #1
 80168aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80168ac:	2200      	movs	r2, #0
 80168ae:	6042      	str	r2, [r0, #4]
 80168b0:	2204      	movs	r2, #4
 80168b2:	f102 0614 	add.w	r6, r2, #20
 80168b6:	429e      	cmp	r6, r3
 80168b8:	6841      	ldr	r1, [r0, #4]
 80168ba:	d93d      	bls.n	8016938 <_dtoa_r+0x318>
 80168bc:	4620      	mov	r0, r4
 80168be:	f001 fa5b 	bl	8017d78 <_Balloc>
 80168c2:	9001      	str	r0, [sp, #4]
 80168c4:	2800      	cmp	r0, #0
 80168c6:	d13b      	bne.n	8016940 <_dtoa_r+0x320>
 80168c8:	4b11      	ldr	r3, [pc, #68]	; (8016910 <_dtoa_r+0x2f0>)
 80168ca:	4602      	mov	r2, r0
 80168cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80168d0:	e6c0      	b.n	8016654 <_dtoa_r+0x34>
 80168d2:	2301      	movs	r3, #1
 80168d4:	e7df      	b.n	8016896 <_dtoa_r+0x276>
 80168d6:	bf00      	nop
 80168d8:	636f4361 	.word	0x636f4361
 80168dc:	3fd287a7 	.word	0x3fd287a7
 80168e0:	8b60c8b3 	.word	0x8b60c8b3
 80168e4:	3fc68a28 	.word	0x3fc68a28
 80168e8:	509f79fb 	.word	0x509f79fb
 80168ec:	3fd34413 	.word	0x3fd34413
 80168f0:	0802a89e 	.word	0x0802a89e
 80168f4:	0802a8b5 	.word	0x0802a8b5
 80168f8:	7ff00000 	.word	0x7ff00000
 80168fc:	0802a89a 	.word	0x0802a89a
 8016900:	0802a891 	.word	0x0802a891
 8016904:	0802a711 	.word	0x0802a711
 8016908:	3ff80000 	.word	0x3ff80000
 801690c:	0802aa88 	.word	0x0802aa88
 8016910:	0802a910 	.word	0x0802a910
 8016914:	2501      	movs	r5, #1
 8016916:	2300      	movs	r3, #0
 8016918:	9306      	str	r3, [sp, #24]
 801691a:	9508      	str	r5, [sp, #32]
 801691c:	f04f 33ff 	mov.w	r3, #4294967295
 8016920:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8016924:	2200      	movs	r2, #0
 8016926:	2312      	movs	r3, #18
 8016928:	e7b0      	b.n	801688c <_dtoa_r+0x26c>
 801692a:	2301      	movs	r3, #1
 801692c:	9308      	str	r3, [sp, #32]
 801692e:	e7f5      	b.n	801691c <_dtoa_r+0x2fc>
 8016930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016932:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8016936:	e7b8      	b.n	80168aa <_dtoa_r+0x28a>
 8016938:	3101      	adds	r1, #1
 801693a:	6041      	str	r1, [r0, #4]
 801693c:	0052      	lsls	r2, r2, #1
 801693e:	e7b8      	b.n	80168b2 <_dtoa_r+0x292>
 8016940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016942:	9a01      	ldr	r2, [sp, #4]
 8016944:	601a      	str	r2, [r3, #0]
 8016946:	9b03      	ldr	r3, [sp, #12]
 8016948:	2b0e      	cmp	r3, #14
 801694a:	f200 809d 	bhi.w	8016a88 <_dtoa_r+0x468>
 801694e:	2d00      	cmp	r5, #0
 8016950:	f000 809a 	beq.w	8016a88 <_dtoa_r+0x468>
 8016954:	9b00      	ldr	r3, [sp, #0]
 8016956:	2b00      	cmp	r3, #0
 8016958:	dd32      	ble.n	80169c0 <_dtoa_r+0x3a0>
 801695a:	4ab7      	ldr	r2, [pc, #732]	; (8016c38 <_dtoa_r+0x618>)
 801695c:	f003 030f 	and.w	r3, r3, #15
 8016960:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016964:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016968:	9b00      	ldr	r3, [sp, #0]
 801696a:	05d8      	lsls	r0, r3, #23
 801696c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8016970:	d516      	bpl.n	80169a0 <_dtoa_r+0x380>
 8016972:	4bb2      	ldr	r3, [pc, #712]	; (8016c3c <_dtoa_r+0x61c>)
 8016974:	ec51 0b19 	vmov	r0, r1, d9
 8016978:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801697c:	f7e9 ff8e 	bl	800089c <__aeabi_ddiv>
 8016980:	f007 070f 	and.w	r7, r7, #15
 8016984:	4682      	mov	sl, r0
 8016986:	468b      	mov	fp, r1
 8016988:	2503      	movs	r5, #3
 801698a:	4eac      	ldr	r6, [pc, #688]	; (8016c3c <_dtoa_r+0x61c>)
 801698c:	b957      	cbnz	r7, 80169a4 <_dtoa_r+0x384>
 801698e:	4642      	mov	r2, r8
 8016990:	464b      	mov	r3, r9
 8016992:	4650      	mov	r0, sl
 8016994:	4659      	mov	r1, fp
 8016996:	f7e9 ff81 	bl	800089c <__aeabi_ddiv>
 801699a:	4682      	mov	sl, r0
 801699c:	468b      	mov	fp, r1
 801699e:	e028      	b.n	80169f2 <_dtoa_r+0x3d2>
 80169a0:	2502      	movs	r5, #2
 80169a2:	e7f2      	b.n	801698a <_dtoa_r+0x36a>
 80169a4:	07f9      	lsls	r1, r7, #31
 80169a6:	d508      	bpl.n	80169ba <_dtoa_r+0x39a>
 80169a8:	4640      	mov	r0, r8
 80169aa:	4649      	mov	r1, r9
 80169ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80169b0:	f7e9 fe4a 	bl	8000648 <__aeabi_dmul>
 80169b4:	3501      	adds	r5, #1
 80169b6:	4680      	mov	r8, r0
 80169b8:	4689      	mov	r9, r1
 80169ba:	107f      	asrs	r7, r7, #1
 80169bc:	3608      	adds	r6, #8
 80169be:	e7e5      	b.n	801698c <_dtoa_r+0x36c>
 80169c0:	f000 809b 	beq.w	8016afa <_dtoa_r+0x4da>
 80169c4:	9b00      	ldr	r3, [sp, #0]
 80169c6:	4f9d      	ldr	r7, [pc, #628]	; (8016c3c <_dtoa_r+0x61c>)
 80169c8:	425e      	negs	r6, r3
 80169ca:	4b9b      	ldr	r3, [pc, #620]	; (8016c38 <_dtoa_r+0x618>)
 80169cc:	f006 020f 	and.w	r2, r6, #15
 80169d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80169d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169d8:	ec51 0b19 	vmov	r0, r1, d9
 80169dc:	f7e9 fe34 	bl	8000648 <__aeabi_dmul>
 80169e0:	1136      	asrs	r6, r6, #4
 80169e2:	4682      	mov	sl, r0
 80169e4:	468b      	mov	fp, r1
 80169e6:	2300      	movs	r3, #0
 80169e8:	2502      	movs	r5, #2
 80169ea:	2e00      	cmp	r6, #0
 80169ec:	d17a      	bne.n	8016ae4 <_dtoa_r+0x4c4>
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d1d3      	bne.n	801699a <_dtoa_r+0x37a>
 80169f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	f000 8082 	beq.w	8016afe <_dtoa_r+0x4de>
 80169fa:	4b91      	ldr	r3, [pc, #580]	; (8016c40 <_dtoa_r+0x620>)
 80169fc:	2200      	movs	r2, #0
 80169fe:	4650      	mov	r0, sl
 8016a00:	4659      	mov	r1, fp
 8016a02:	f7ea f893 	bl	8000b2c <__aeabi_dcmplt>
 8016a06:	2800      	cmp	r0, #0
 8016a08:	d079      	beq.n	8016afe <_dtoa_r+0x4de>
 8016a0a:	9b03      	ldr	r3, [sp, #12]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d076      	beq.n	8016afe <_dtoa_r+0x4de>
 8016a10:	9b02      	ldr	r3, [sp, #8]
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	dd36      	ble.n	8016a84 <_dtoa_r+0x464>
 8016a16:	9b00      	ldr	r3, [sp, #0]
 8016a18:	4650      	mov	r0, sl
 8016a1a:	4659      	mov	r1, fp
 8016a1c:	1e5f      	subs	r7, r3, #1
 8016a1e:	2200      	movs	r2, #0
 8016a20:	4b88      	ldr	r3, [pc, #544]	; (8016c44 <_dtoa_r+0x624>)
 8016a22:	f7e9 fe11 	bl	8000648 <__aeabi_dmul>
 8016a26:	9e02      	ldr	r6, [sp, #8]
 8016a28:	4682      	mov	sl, r0
 8016a2a:	468b      	mov	fp, r1
 8016a2c:	3501      	adds	r5, #1
 8016a2e:	4628      	mov	r0, r5
 8016a30:	f7e9 fda0 	bl	8000574 <__aeabi_i2d>
 8016a34:	4652      	mov	r2, sl
 8016a36:	465b      	mov	r3, fp
 8016a38:	f7e9 fe06 	bl	8000648 <__aeabi_dmul>
 8016a3c:	4b82      	ldr	r3, [pc, #520]	; (8016c48 <_dtoa_r+0x628>)
 8016a3e:	2200      	movs	r2, #0
 8016a40:	f7e9 fc4c 	bl	80002dc <__adddf3>
 8016a44:	46d0      	mov	r8, sl
 8016a46:	46d9      	mov	r9, fp
 8016a48:	4682      	mov	sl, r0
 8016a4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8016a4e:	2e00      	cmp	r6, #0
 8016a50:	d158      	bne.n	8016b04 <_dtoa_r+0x4e4>
 8016a52:	4b7e      	ldr	r3, [pc, #504]	; (8016c4c <_dtoa_r+0x62c>)
 8016a54:	2200      	movs	r2, #0
 8016a56:	4640      	mov	r0, r8
 8016a58:	4649      	mov	r1, r9
 8016a5a:	f7e9 fc3d 	bl	80002d8 <__aeabi_dsub>
 8016a5e:	4652      	mov	r2, sl
 8016a60:	465b      	mov	r3, fp
 8016a62:	4680      	mov	r8, r0
 8016a64:	4689      	mov	r9, r1
 8016a66:	f7ea f87f 	bl	8000b68 <__aeabi_dcmpgt>
 8016a6a:	2800      	cmp	r0, #0
 8016a6c:	f040 8295 	bne.w	8016f9a <_dtoa_r+0x97a>
 8016a70:	4652      	mov	r2, sl
 8016a72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016a76:	4640      	mov	r0, r8
 8016a78:	4649      	mov	r1, r9
 8016a7a:	f7ea f857 	bl	8000b2c <__aeabi_dcmplt>
 8016a7e:	2800      	cmp	r0, #0
 8016a80:	f040 8289 	bne.w	8016f96 <_dtoa_r+0x976>
 8016a84:	ec5b ab19 	vmov	sl, fp, d9
 8016a88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016a8a:	2b00      	cmp	r3, #0
 8016a8c:	f2c0 8148 	blt.w	8016d20 <_dtoa_r+0x700>
 8016a90:	9a00      	ldr	r2, [sp, #0]
 8016a92:	2a0e      	cmp	r2, #14
 8016a94:	f300 8144 	bgt.w	8016d20 <_dtoa_r+0x700>
 8016a98:	4b67      	ldr	r3, [pc, #412]	; (8016c38 <_dtoa_r+0x618>)
 8016a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016a9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	f280 80d5 	bge.w	8016c54 <_dtoa_r+0x634>
 8016aaa:	9b03      	ldr	r3, [sp, #12]
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	f300 80d1 	bgt.w	8016c54 <_dtoa_r+0x634>
 8016ab2:	f040 826f 	bne.w	8016f94 <_dtoa_r+0x974>
 8016ab6:	4b65      	ldr	r3, [pc, #404]	; (8016c4c <_dtoa_r+0x62c>)
 8016ab8:	2200      	movs	r2, #0
 8016aba:	4640      	mov	r0, r8
 8016abc:	4649      	mov	r1, r9
 8016abe:	f7e9 fdc3 	bl	8000648 <__aeabi_dmul>
 8016ac2:	4652      	mov	r2, sl
 8016ac4:	465b      	mov	r3, fp
 8016ac6:	f7ea f845 	bl	8000b54 <__aeabi_dcmpge>
 8016aca:	9e03      	ldr	r6, [sp, #12]
 8016acc:	4637      	mov	r7, r6
 8016ace:	2800      	cmp	r0, #0
 8016ad0:	f040 8245 	bne.w	8016f5e <_dtoa_r+0x93e>
 8016ad4:	9d01      	ldr	r5, [sp, #4]
 8016ad6:	2331      	movs	r3, #49	; 0x31
 8016ad8:	f805 3b01 	strb.w	r3, [r5], #1
 8016adc:	9b00      	ldr	r3, [sp, #0]
 8016ade:	3301      	adds	r3, #1
 8016ae0:	9300      	str	r3, [sp, #0]
 8016ae2:	e240      	b.n	8016f66 <_dtoa_r+0x946>
 8016ae4:	07f2      	lsls	r2, r6, #31
 8016ae6:	d505      	bpl.n	8016af4 <_dtoa_r+0x4d4>
 8016ae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016aec:	f7e9 fdac 	bl	8000648 <__aeabi_dmul>
 8016af0:	3501      	adds	r5, #1
 8016af2:	2301      	movs	r3, #1
 8016af4:	1076      	asrs	r6, r6, #1
 8016af6:	3708      	adds	r7, #8
 8016af8:	e777      	b.n	80169ea <_dtoa_r+0x3ca>
 8016afa:	2502      	movs	r5, #2
 8016afc:	e779      	b.n	80169f2 <_dtoa_r+0x3d2>
 8016afe:	9f00      	ldr	r7, [sp, #0]
 8016b00:	9e03      	ldr	r6, [sp, #12]
 8016b02:	e794      	b.n	8016a2e <_dtoa_r+0x40e>
 8016b04:	9901      	ldr	r1, [sp, #4]
 8016b06:	4b4c      	ldr	r3, [pc, #304]	; (8016c38 <_dtoa_r+0x618>)
 8016b08:	4431      	add	r1, r6
 8016b0a:	910d      	str	r1, [sp, #52]	; 0x34
 8016b0c:	9908      	ldr	r1, [sp, #32]
 8016b0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8016b12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016b16:	2900      	cmp	r1, #0
 8016b18:	d043      	beq.n	8016ba2 <_dtoa_r+0x582>
 8016b1a:	494d      	ldr	r1, [pc, #308]	; (8016c50 <_dtoa_r+0x630>)
 8016b1c:	2000      	movs	r0, #0
 8016b1e:	f7e9 febd 	bl	800089c <__aeabi_ddiv>
 8016b22:	4652      	mov	r2, sl
 8016b24:	465b      	mov	r3, fp
 8016b26:	f7e9 fbd7 	bl	80002d8 <__aeabi_dsub>
 8016b2a:	9d01      	ldr	r5, [sp, #4]
 8016b2c:	4682      	mov	sl, r0
 8016b2e:	468b      	mov	fp, r1
 8016b30:	4649      	mov	r1, r9
 8016b32:	4640      	mov	r0, r8
 8016b34:	f7ea f838 	bl	8000ba8 <__aeabi_d2iz>
 8016b38:	4606      	mov	r6, r0
 8016b3a:	f7e9 fd1b 	bl	8000574 <__aeabi_i2d>
 8016b3e:	4602      	mov	r2, r0
 8016b40:	460b      	mov	r3, r1
 8016b42:	4640      	mov	r0, r8
 8016b44:	4649      	mov	r1, r9
 8016b46:	f7e9 fbc7 	bl	80002d8 <__aeabi_dsub>
 8016b4a:	3630      	adds	r6, #48	; 0x30
 8016b4c:	f805 6b01 	strb.w	r6, [r5], #1
 8016b50:	4652      	mov	r2, sl
 8016b52:	465b      	mov	r3, fp
 8016b54:	4680      	mov	r8, r0
 8016b56:	4689      	mov	r9, r1
 8016b58:	f7e9 ffe8 	bl	8000b2c <__aeabi_dcmplt>
 8016b5c:	2800      	cmp	r0, #0
 8016b5e:	d163      	bne.n	8016c28 <_dtoa_r+0x608>
 8016b60:	4642      	mov	r2, r8
 8016b62:	464b      	mov	r3, r9
 8016b64:	4936      	ldr	r1, [pc, #216]	; (8016c40 <_dtoa_r+0x620>)
 8016b66:	2000      	movs	r0, #0
 8016b68:	f7e9 fbb6 	bl	80002d8 <__aeabi_dsub>
 8016b6c:	4652      	mov	r2, sl
 8016b6e:	465b      	mov	r3, fp
 8016b70:	f7e9 ffdc 	bl	8000b2c <__aeabi_dcmplt>
 8016b74:	2800      	cmp	r0, #0
 8016b76:	f040 80b5 	bne.w	8016ce4 <_dtoa_r+0x6c4>
 8016b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016b7c:	429d      	cmp	r5, r3
 8016b7e:	d081      	beq.n	8016a84 <_dtoa_r+0x464>
 8016b80:	4b30      	ldr	r3, [pc, #192]	; (8016c44 <_dtoa_r+0x624>)
 8016b82:	2200      	movs	r2, #0
 8016b84:	4650      	mov	r0, sl
 8016b86:	4659      	mov	r1, fp
 8016b88:	f7e9 fd5e 	bl	8000648 <__aeabi_dmul>
 8016b8c:	4b2d      	ldr	r3, [pc, #180]	; (8016c44 <_dtoa_r+0x624>)
 8016b8e:	4682      	mov	sl, r0
 8016b90:	468b      	mov	fp, r1
 8016b92:	4640      	mov	r0, r8
 8016b94:	4649      	mov	r1, r9
 8016b96:	2200      	movs	r2, #0
 8016b98:	f7e9 fd56 	bl	8000648 <__aeabi_dmul>
 8016b9c:	4680      	mov	r8, r0
 8016b9e:	4689      	mov	r9, r1
 8016ba0:	e7c6      	b.n	8016b30 <_dtoa_r+0x510>
 8016ba2:	4650      	mov	r0, sl
 8016ba4:	4659      	mov	r1, fp
 8016ba6:	f7e9 fd4f 	bl	8000648 <__aeabi_dmul>
 8016baa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016bac:	9d01      	ldr	r5, [sp, #4]
 8016bae:	930f      	str	r3, [sp, #60]	; 0x3c
 8016bb0:	4682      	mov	sl, r0
 8016bb2:	468b      	mov	fp, r1
 8016bb4:	4649      	mov	r1, r9
 8016bb6:	4640      	mov	r0, r8
 8016bb8:	f7e9 fff6 	bl	8000ba8 <__aeabi_d2iz>
 8016bbc:	4606      	mov	r6, r0
 8016bbe:	f7e9 fcd9 	bl	8000574 <__aeabi_i2d>
 8016bc2:	3630      	adds	r6, #48	; 0x30
 8016bc4:	4602      	mov	r2, r0
 8016bc6:	460b      	mov	r3, r1
 8016bc8:	4640      	mov	r0, r8
 8016bca:	4649      	mov	r1, r9
 8016bcc:	f7e9 fb84 	bl	80002d8 <__aeabi_dsub>
 8016bd0:	f805 6b01 	strb.w	r6, [r5], #1
 8016bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016bd6:	429d      	cmp	r5, r3
 8016bd8:	4680      	mov	r8, r0
 8016bda:	4689      	mov	r9, r1
 8016bdc:	f04f 0200 	mov.w	r2, #0
 8016be0:	d124      	bne.n	8016c2c <_dtoa_r+0x60c>
 8016be2:	4b1b      	ldr	r3, [pc, #108]	; (8016c50 <_dtoa_r+0x630>)
 8016be4:	4650      	mov	r0, sl
 8016be6:	4659      	mov	r1, fp
 8016be8:	f7e9 fb78 	bl	80002dc <__adddf3>
 8016bec:	4602      	mov	r2, r0
 8016bee:	460b      	mov	r3, r1
 8016bf0:	4640      	mov	r0, r8
 8016bf2:	4649      	mov	r1, r9
 8016bf4:	f7e9 ffb8 	bl	8000b68 <__aeabi_dcmpgt>
 8016bf8:	2800      	cmp	r0, #0
 8016bfa:	d173      	bne.n	8016ce4 <_dtoa_r+0x6c4>
 8016bfc:	4652      	mov	r2, sl
 8016bfe:	465b      	mov	r3, fp
 8016c00:	4913      	ldr	r1, [pc, #76]	; (8016c50 <_dtoa_r+0x630>)
 8016c02:	2000      	movs	r0, #0
 8016c04:	f7e9 fb68 	bl	80002d8 <__aeabi_dsub>
 8016c08:	4602      	mov	r2, r0
 8016c0a:	460b      	mov	r3, r1
 8016c0c:	4640      	mov	r0, r8
 8016c0e:	4649      	mov	r1, r9
 8016c10:	f7e9 ff8c 	bl	8000b2c <__aeabi_dcmplt>
 8016c14:	2800      	cmp	r0, #0
 8016c16:	f43f af35 	beq.w	8016a84 <_dtoa_r+0x464>
 8016c1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8016c1c:	1e6b      	subs	r3, r5, #1
 8016c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8016c20:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016c24:	2b30      	cmp	r3, #48	; 0x30
 8016c26:	d0f8      	beq.n	8016c1a <_dtoa_r+0x5fa>
 8016c28:	9700      	str	r7, [sp, #0]
 8016c2a:	e049      	b.n	8016cc0 <_dtoa_r+0x6a0>
 8016c2c:	4b05      	ldr	r3, [pc, #20]	; (8016c44 <_dtoa_r+0x624>)
 8016c2e:	f7e9 fd0b 	bl	8000648 <__aeabi_dmul>
 8016c32:	4680      	mov	r8, r0
 8016c34:	4689      	mov	r9, r1
 8016c36:	e7bd      	b.n	8016bb4 <_dtoa_r+0x594>
 8016c38:	0802aa88 	.word	0x0802aa88
 8016c3c:	0802aa60 	.word	0x0802aa60
 8016c40:	3ff00000 	.word	0x3ff00000
 8016c44:	40240000 	.word	0x40240000
 8016c48:	401c0000 	.word	0x401c0000
 8016c4c:	40140000 	.word	0x40140000
 8016c50:	3fe00000 	.word	0x3fe00000
 8016c54:	9d01      	ldr	r5, [sp, #4]
 8016c56:	4656      	mov	r6, sl
 8016c58:	465f      	mov	r7, fp
 8016c5a:	4642      	mov	r2, r8
 8016c5c:	464b      	mov	r3, r9
 8016c5e:	4630      	mov	r0, r6
 8016c60:	4639      	mov	r1, r7
 8016c62:	f7e9 fe1b 	bl	800089c <__aeabi_ddiv>
 8016c66:	f7e9 ff9f 	bl	8000ba8 <__aeabi_d2iz>
 8016c6a:	4682      	mov	sl, r0
 8016c6c:	f7e9 fc82 	bl	8000574 <__aeabi_i2d>
 8016c70:	4642      	mov	r2, r8
 8016c72:	464b      	mov	r3, r9
 8016c74:	f7e9 fce8 	bl	8000648 <__aeabi_dmul>
 8016c78:	4602      	mov	r2, r0
 8016c7a:	460b      	mov	r3, r1
 8016c7c:	4630      	mov	r0, r6
 8016c7e:	4639      	mov	r1, r7
 8016c80:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8016c84:	f7e9 fb28 	bl	80002d8 <__aeabi_dsub>
 8016c88:	f805 6b01 	strb.w	r6, [r5], #1
 8016c8c:	9e01      	ldr	r6, [sp, #4]
 8016c8e:	9f03      	ldr	r7, [sp, #12]
 8016c90:	1bae      	subs	r6, r5, r6
 8016c92:	42b7      	cmp	r7, r6
 8016c94:	4602      	mov	r2, r0
 8016c96:	460b      	mov	r3, r1
 8016c98:	d135      	bne.n	8016d06 <_dtoa_r+0x6e6>
 8016c9a:	f7e9 fb1f 	bl	80002dc <__adddf3>
 8016c9e:	4642      	mov	r2, r8
 8016ca0:	464b      	mov	r3, r9
 8016ca2:	4606      	mov	r6, r0
 8016ca4:	460f      	mov	r7, r1
 8016ca6:	f7e9 ff5f 	bl	8000b68 <__aeabi_dcmpgt>
 8016caa:	b9d0      	cbnz	r0, 8016ce2 <_dtoa_r+0x6c2>
 8016cac:	4642      	mov	r2, r8
 8016cae:	464b      	mov	r3, r9
 8016cb0:	4630      	mov	r0, r6
 8016cb2:	4639      	mov	r1, r7
 8016cb4:	f7e9 ff30 	bl	8000b18 <__aeabi_dcmpeq>
 8016cb8:	b110      	cbz	r0, 8016cc0 <_dtoa_r+0x6a0>
 8016cba:	f01a 0f01 	tst.w	sl, #1
 8016cbe:	d110      	bne.n	8016ce2 <_dtoa_r+0x6c2>
 8016cc0:	4620      	mov	r0, r4
 8016cc2:	ee18 1a10 	vmov	r1, s16
 8016cc6:	f001 f897 	bl	8017df8 <_Bfree>
 8016cca:	2300      	movs	r3, #0
 8016ccc:	9800      	ldr	r0, [sp, #0]
 8016cce:	702b      	strb	r3, [r5, #0]
 8016cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016cd2:	3001      	adds	r0, #1
 8016cd4:	6018      	str	r0, [r3, #0]
 8016cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	f43f acf1 	beq.w	80166c0 <_dtoa_r+0xa0>
 8016cde:	601d      	str	r5, [r3, #0]
 8016ce0:	e4ee      	b.n	80166c0 <_dtoa_r+0xa0>
 8016ce2:	9f00      	ldr	r7, [sp, #0]
 8016ce4:	462b      	mov	r3, r5
 8016ce6:	461d      	mov	r5, r3
 8016ce8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016cec:	2a39      	cmp	r2, #57	; 0x39
 8016cee:	d106      	bne.n	8016cfe <_dtoa_r+0x6de>
 8016cf0:	9a01      	ldr	r2, [sp, #4]
 8016cf2:	429a      	cmp	r2, r3
 8016cf4:	d1f7      	bne.n	8016ce6 <_dtoa_r+0x6c6>
 8016cf6:	9901      	ldr	r1, [sp, #4]
 8016cf8:	2230      	movs	r2, #48	; 0x30
 8016cfa:	3701      	adds	r7, #1
 8016cfc:	700a      	strb	r2, [r1, #0]
 8016cfe:	781a      	ldrb	r2, [r3, #0]
 8016d00:	3201      	adds	r2, #1
 8016d02:	701a      	strb	r2, [r3, #0]
 8016d04:	e790      	b.n	8016c28 <_dtoa_r+0x608>
 8016d06:	4ba6      	ldr	r3, [pc, #664]	; (8016fa0 <_dtoa_r+0x980>)
 8016d08:	2200      	movs	r2, #0
 8016d0a:	f7e9 fc9d 	bl	8000648 <__aeabi_dmul>
 8016d0e:	2200      	movs	r2, #0
 8016d10:	2300      	movs	r3, #0
 8016d12:	4606      	mov	r6, r0
 8016d14:	460f      	mov	r7, r1
 8016d16:	f7e9 feff 	bl	8000b18 <__aeabi_dcmpeq>
 8016d1a:	2800      	cmp	r0, #0
 8016d1c:	d09d      	beq.n	8016c5a <_dtoa_r+0x63a>
 8016d1e:	e7cf      	b.n	8016cc0 <_dtoa_r+0x6a0>
 8016d20:	9a08      	ldr	r2, [sp, #32]
 8016d22:	2a00      	cmp	r2, #0
 8016d24:	f000 80d7 	beq.w	8016ed6 <_dtoa_r+0x8b6>
 8016d28:	9a06      	ldr	r2, [sp, #24]
 8016d2a:	2a01      	cmp	r2, #1
 8016d2c:	f300 80ba 	bgt.w	8016ea4 <_dtoa_r+0x884>
 8016d30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016d32:	2a00      	cmp	r2, #0
 8016d34:	f000 80b2 	beq.w	8016e9c <_dtoa_r+0x87c>
 8016d38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016d3c:	9e07      	ldr	r6, [sp, #28]
 8016d3e:	9d04      	ldr	r5, [sp, #16]
 8016d40:	9a04      	ldr	r2, [sp, #16]
 8016d42:	441a      	add	r2, r3
 8016d44:	9204      	str	r2, [sp, #16]
 8016d46:	9a05      	ldr	r2, [sp, #20]
 8016d48:	2101      	movs	r1, #1
 8016d4a:	441a      	add	r2, r3
 8016d4c:	4620      	mov	r0, r4
 8016d4e:	9205      	str	r2, [sp, #20]
 8016d50:	f001 f954 	bl	8017ffc <__i2b>
 8016d54:	4607      	mov	r7, r0
 8016d56:	2d00      	cmp	r5, #0
 8016d58:	dd0c      	ble.n	8016d74 <_dtoa_r+0x754>
 8016d5a:	9b05      	ldr	r3, [sp, #20]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	dd09      	ble.n	8016d74 <_dtoa_r+0x754>
 8016d60:	42ab      	cmp	r3, r5
 8016d62:	9a04      	ldr	r2, [sp, #16]
 8016d64:	bfa8      	it	ge
 8016d66:	462b      	movge	r3, r5
 8016d68:	1ad2      	subs	r2, r2, r3
 8016d6a:	9204      	str	r2, [sp, #16]
 8016d6c:	9a05      	ldr	r2, [sp, #20]
 8016d6e:	1aed      	subs	r5, r5, r3
 8016d70:	1ad3      	subs	r3, r2, r3
 8016d72:	9305      	str	r3, [sp, #20]
 8016d74:	9b07      	ldr	r3, [sp, #28]
 8016d76:	b31b      	cbz	r3, 8016dc0 <_dtoa_r+0x7a0>
 8016d78:	9b08      	ldr	r3, [sp, #32]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	f000 80af 	beq.w	8016ede <_dtoa_r+0x8be>
 8016d80:	2e00      	cmp	r6, #0
 8016d82:	dd13      	ble.n	8016dac <_dtoa_r+0x78c>
 8016d84:	4639      	mov	r1, r7
 8016d86:	4632      	mov	r2, r6
 8016d88:	4620      	mov	r0, r4
 8016d8a:	f001 f9f7 	bl	801817c <__pow5mult>
 8016d8e:	ee18 2a10 	vmov	r2, s16
 8016d92:	4601      	mov	r1, r0
 8016d94:	4607      	mov	r7, r0
 8016d96:	4620      	mov	r0, r4
 8016d98:	f001 f946 	bl	8018028 <__multiply>
 8016d9c:	ee18 1a10 	vmov	r1, s16
 8016da0:	4680      	mov	r8, r0
 8016da2:	4620      	mov	r0, r4
 8016da4:	f001 f828 	bl	8017df8 <_Bfree>
 8016da8:	ee08 8a10 	vmov	s16, r8
 8016dac:	9b07      	ldr	r3, [sp, #28]
 8016dae:	1b9a      	subs	r2, r3, r6
 8016db0:	d006      	beq.n	8016dc0 <_dtoa_r+0x7a0>
 8016db2:	ee18 1a10 	vmov	r1, s16
 8016db6:	4620      	mov	r0, r4
 8016db8:	f001 f9e0 	bl	801817c <__pow5mult>
 8016dbc:	ee08 0a10 	vmov	s16, r0
 8016dc0:	2101      	movs	r1, #1
 8016dc2:	4620      	mov	r0, r4
 8016dc4:	f001 f91a 	bl	8017ffc <__i2b>
 8016dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016dca:	2b00      	cmp	r3, #0
 8016dcc:	4606      	mov	r6, r0
 8016dce:	f340 8088 	ble.w	8016ee2 <_dtoa_r+0x8c2>
 8016dd2:	461a      	mov	r2, r3
 8016dd4:	4601      	mov	r1, r0
 8016dd6:	4620      	mov	r0, r4
 8016dd8:	f001 f9d0 	bl	801817c <__pow5mult>
 8016ddc:	9b06      	ldr	r3, [sp, #24]
 8016dde:	2b01      	cmp	r3, #1
 8016de0:	4606      	mov	r6, r0
 8016de2:	f340 8081 	ble.w	8016ee8 <_dtoa_r+0x8c8>
 8016de6:	f04f 0800 	mov.w	r8, #0
 8016dea:	6933      	ldr	r3, [r6, #16]
 8016dec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8016df0:	6918      	ldr	r0, [r3, #16]
 8016df2:	f001 f8b3 	bl	8017f5c <__hi0bits>
 8016df6:	f1c0 0020 	rsb	r0, r0, #32
 8016dfa:	9b05      	ldr	r3, [sp, #20]
 8016dfc:	4418      	add	r0, r3
 8016dfe:	f010 001f 	ands.w	r0, r0, #31
 8016e02:	f000 8092 	beq.w	8016f2a <_dtoa_r+0x90a>
 8016e06:	f1c0 0320 	rsb	r3, r0, #32
 8016e0a:	2b04      	cmp	r3, #4
 8016e0c:	f340 808a 	ble.w	8016f24 <_dtoa_r+0x904>
 8016e10:	f1c0 001c 	rsb	r0, r0, #28
 8016e14:	9b04      	ldr	r3, [sp, #16]
 8016e16:	4403      	add	r3, r0
 8016e18:	9304      	str	r3, [sp, #16]
 8016e1a:	9b05      	ldr	r3, [sp, #20]
 8016e1c:	4403      	add	r3, r0
 8016e1e:	4405      	add	r5, r0
 8016e20:	9305      	str	r3, [sp, #20]
 8016e22:	9b04      	ldr	r3, [sp, #16]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	dd07      	ble.n	8016e38 <_dtoa_r+0x818>
 8016e28:	ee18 1a10 	vmov	r1, s16
 8016e2c:	461a      	mov	r2, r3
 8016e2e:	4620      	mov	r0, r4
 8016e30:	f001 f9fe 	bl	8018230 <__lshift>
 8016e34:	ee08 0a10 	vmov	s16, r0
 8016e38:	9b05      	ldr	r3, [sp, #20]
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	dd05      	ble.n	8016e4a <_dtoa_r+0x82a>
 8016e3e:	4631      	mov	r1, r6
 8016e40:	461a      	mov	r2, r3
 8016e42:	4620      	mov	r0, r4
 8016e44:	f001 f9f4 	bl	8018230 <__lshift>
 8016e48:	4606      	mov	r6, r0
 8016e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d06e      	beq.n	8016f2e <_dtoa_r+0x90e>
 8016e50:	ee18 0a10 	vmov	r0, s16
 8016e54:	4631      	mov	r1, r6
 8016e56:	f001 fa5b 	bl	8018310 <__mcmp>
 8016e5a:	2800      	cmp	r0, #0
 8016e5c:	da67      	bge.n	8016f2e <_dtoa_r+0x90e>
 8016e5e:	9b00      	ldr	r3, [sp, #0]
 8016e60:	3b01      	subs	r3, #1
 8016e62:	ee18 1a10 	vmov	r1, s16
 8016e66:	9300      	str	r3, [sp, #0]
 8016e68:	220a      	movs	r2, #10
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	4620      	mov	r0, r4
 8016e6e:	f000 ffe5 	bl	8017e3c <__multadd>
 8016e72:	9b08      	ldr	r3, [sp, #32]
 8016e74:	ee08 0a10 	vmov	s16, r0
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	f000 81b1 	beq.w	80171e0 <_dtoa_r+0xbc0>
 8016e7e:	2300      	movs	r3, #0
 8016e80:	4639      	mov	r1, r7
 8016e82:	220a      	movs	r2, #10
 8016e84:	4620      	mov	r0, r4
 8016e86:	f000 ffd9 	bl	8017e3c <__multadd>
 8016e8a:	9b02      	ldr	r3, [sp, #8]
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	4607      	mov	r7, r0
 8016e90:	f300 808e 	bgt.w	8016fb0 <_dtoa_r+0x990>
 8016e94:	9b06      	ldr	r3, [sp, #24]
 8016e96:	2b02      	cmp	r3, #2
 8016e98:	dc51      	bgt.n	8016f3e <_dtoa_r+0x91e>
 8016e9a:	e089      	b.n	8016fb0 <_dtoa_r+0x990>
 8016e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016e9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016ea2:	e74b      	b.n	8016d3c <_dtoa_r+0x71c>
 8016ea4:	9b03      	ldr	r3, [sp, #12]
 8016ea6:	1e5e      	subs	r6, r3, #1
 8016ea8:	9b07      	ldr	r3, [sp, #28]
 8016eaa:	42b3      	cmp	r3, r6
 8016eac:	bfbf      	itttt	lt
 8016eae:	9b07      	ldrlt	r3, [sp, #28]
 8016eb0:	9607      	strlt	r6, [sp, #28]
 8016eb2:	1af2      	sublt	r2, r6, r3
 8016eb4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8016eb6:	bfb6      	itet	lt
 8016eb8:	189b      	addlt	r3, r3, r2
 8016eba:	1b9e      	subge	r6, r3, r6
 8016ebc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8016ebe:	9b03      	ldr	r3, [sp, #12]
 8016ec0:	bfb8      	it	lt
 8016ec2:	2600      	movlt	r6, #0
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	bfb7      	itett	lt
 8016ec8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8016ecc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8016ed0:	1a9d      	sublt	r5, r3, r2
 8016ed2:	2300      	movlt	r3, #0
 8016ed4:	e734      	b.n	8016d40 <_dtoa_r+0x720>
 8016ed6:	9e07      	ldr	r6, [sp, #28]
 8016ed8:	9d04      	ldr	r5, [sp, #16]
 8016eda:	9f08      	ldr	r7, [sp, #32]
 8016edc:	e73b      	b.n	8016d56 <_dtoa_r+0x736>
 8016ede:	9a07      	ldr	r2, [sp, #28]
 8016ee0:	e767      	b.n	8016db2 <_dtoa_r+0x792>
 8016ee2:	9b06      	ldr	r3, [sp, #24]
 8016ee4:	2b01      	cmp	r3, #1
 8016ee6:	dc18      	bgt.n	8016f1a <_dtoa_r+0x8fa>
 8016ee8:	f1ba 0f00 	cmp.w	sl, #0
 8016eec:	d115      	bne.n	8016f1a <_dtoa_r+0x8fa>
 8016eee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016ef2:	b993      	cbnz	r3, 8016f1a <_dtoa_r+0x8fa>
 8016ef4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016ef8:	0d1b      	lsrs	r3, r3, #20
 8016efa:	051b      	lsls	r3, r3, #20
 8016efc:	b183      	cbz	r3, 8016f20 <_dtoa_r+0x900>
 8016efe:	9b04      	ldr	r3, [sp, #16]
 8016f00:	3301      	adds	r3, #1
 8016f02:	9304      	str	r3, [sp, #16]
 8016f04:	9b05      	ldr	r3, [sp, #20]
 8016f06:	3301      	adds	r3, #1
 8016f08:	9305      	str	r3, [sp, #20]
 8016f0a:	f04f 0801 	mov.w	r8, #1
 8016f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016f10:	2b00      	cmp	r3, #0
 8016f12:	f47f af6a 	bne.w	8016dea <_dtoa_r+0x7ca>
 8016f16:	2001      	movs	r0, #1
 8016f18:	e76f      	b.n	8016dfa <_dtoa_r+0x7da>
 8016f1a:	f04f 0800 	mov.w	r8, #0
 8016f1e:	e7f6      	b.n	8016f0e <_dtoa_r+0x8ee>
 8016f20:	4698      	mov	r8, r3
 8016f22:	e7f4      	b.n	8016f0e <_dtoa_r+0x8ee>
 8016f24:	f43f af7d 	beq.w	8016e22 <_dtoa_r+0x802>
 8016f28:	4618      	mov	r0, r3
 8016f2a:	301c      	adds	r0, #28
 8016f2c:	e772      	b.n	8016e14 <_dtoa_r+0x7f4>
 8016f2e:	9b03      	ldr	r3, [sp, #12]
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	dc37      	bgt.n	8016fa4 <_dtoa_r+0x984>
 8016f34:	9b06      	ldr	r3, [sp, #24]
 8016f36:	2b02      	cmp	r3, #2
 8016f38:	dd34      	ble.n	8016fa4 <_dtoa_r+0x984>
 8016f3a:	9b03      	ldr	r3, [sp, #12]
 8016f3c:	9302      	str	r3, [sp, #8]
 8016f3e:	9b02      	ldr	r3, [sp, #8]
 8016f40:	b96b      	cbnz	r3, 8016f5e <_dtoa_r+0x93e>
 8016f42:	4631      	mov	r1, r6
 8016f44:	2205      	movs	r2, #5
 8016f46:	4620      	mov	r0, r4
 8016f48:	f000 ff78 	bl	8017e3c <__multadd>
 8016f4c:	4601      	mov	r1, r0
 8016f4e:	4606      	mov	r6, r0
 8016f50:	ee18 0a10 	vmov	r0, s16
 8016f54:	f001 f9dc 	bl	8018310 <__mcmp>
 8016f58:	2800      	cmp	r0, #0
 8016f5a:	f73f adbb 	bgt.w	8016ad4 <_dtoa_r+0x4b4>
 8016f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f60:	9d01      	ldr	r5, [sp, #4]
 8016f62:	43db      	mvns	r3, r3
 8016f64:	9300      	str	r3, [sp, #0]
 8016f66:	f04f 0800 	mov.w	r8, #0
 8016f6a:	4631      	mov	r1, r6
 8016f6c:	4620      	mov	r0, r4
 8016f6e:	f000 ff43 	bl	8017df8 <_Bfree>
 8016f72:	2f00      	cmp	r7, #0
 8016f74:	f43f aea4 	beq.w	8016cc0 <_dtoa_r+0x6a0>
 8016f78:	f1b8 0f00 	cmp.w	r8, #0
 8016f7c:	d005      	beq.n	8016f8a <_dtoa_r+0x96a>
 8016f7e:	45b8      	cmp	r8, r7
 8016f80:	d003      	beq.n	8016f8a <_dtoa_r+0x96a>
 8016f82:	4641      	mov	r1, r8
 8016f84:	4620      	mov	r0, r4
 8016f86:	f000 ff37 	bl	8017df8 <_Bfree>
 8016f8a:	4639      	mov	r1, r7
 8016f8c:	4620      	mov	r0, r4
 8016f8e:	f000 ff33 	bl	8017df8 <_Bfree>
 8016f92:	e695      	b.n	8016cc0 <_dtoa_r+0x6a0>
 8016f94:	2600      	movs	r6, #0
 8016f96:	4637      	mov	r7, r6
 8016f98:	e7e1      	b.n	8016f5e <_dtoa_r+0x93e>
 8016f9a:	9700      	str	r7, [sp, #0]
 8016f9c:	4637      	mov	r7, r6
 8016f9e:	e599      	b.n	8016ad4 <_dtoa_r+0x4b4>
 8016fa0:	40240000 	.word	0x40240000
 8016fa4:	9b08      	ldr	r3, [sp, #32]
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	f000 80ca 	beq.w	8017140 <_dtoa_r+0xb20>
 8016fac:	9b03      	ldr	r3, [sp, #12]
 8016fae:	9302      	str	r3, [sp, #8]
 8016fb0:	2d00      	cmp	r5, #0
 8016fb2:	dd05      	ble.n	8016fc0 <_dtoa_r+0x9a0>
 8016fb4:	4639      	mov	r1, r7
 8016fb6:	462a      	mov	r2, r5
 8016fb8:	4620      	mov	r0, r4
 8016fba:	f001 f939 	bl	8018230 <__lshift>
 8016fbe:	4607      	mov	r7, r0
 8016fc0:	f1b8 0f00 	cmp.w	r8, #0
 8016fc4:	d05b      	beq.n	801707e <_dtoa_r+0xa5e>
 8016fc6:	6879      	ldr	r1, [r7, #4]
 8016fc8:	4620      	mov	r0, r4
 8016fca:	f000 fed5 	bl	8017d78 <_Balloc>
 8016fce:	4605      	mov	r5, r0
 8016fd0:	b928      	cbnz	r0, 8016fde <_dtoa_r+0x9be>
 8016fd2:	4b87      	ldr	r3, [pc, #540]	; (80171f0 <_dtoa_r+0xbd0>)
 8016fd4:	4602      	mov	r2, r0
 8016fd6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8016fda:	f7ff bb3b 	b.w	8016654 <_dtoa_r+0x34>
 8016fde:	693a      	ldr	r2, [r7, #16]
 8016fe0:	3202      	adds	r2, #2
 8016fe2:	0092      	lsls	r2, r2, #2
 8016fe4:	f107 010c 	add.w	r1, r7, #12
 8016fe8:	300c      	adds	r0, #12
 8016fea:	f000 feab 	bl	8017d44 <memcpy>
 8016fee:	2201      	movs	r2, #1
 8016ff0:	4629      	mov	r1, r5
 8016ff2:	4620      	mov	r0, r4
 8016ff4:	f001 f91c 	bl	8018230 <__lshift>
 8016ff8:	9b01      	ldr	r3, [sp, #4]
 8016ffa:	f103 0901 	add.w	r9, r3, #1
 8016ffe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8017002:	4413      	add	r3, r2
 8017004:	9305      	str	r3, [sp, #20]
 8017006:	f00a 0301 	and.w	r3, sl, #1
 801700a:	46b8      	mov	r8, r7
 801700c:	9304      	str	r3, [sp, #16]
 801700e:	4607      	mov	r7, r0
 8017010:	4631      	mov	r1, r6
 8017012:	ee18 0a10 	vmov	r0, s16
 8017016:	f7ff fa77 	bl	8016508 <quorem>
 801701a:	4641      	mov	r1, r8
 801701c:	9002      	str	r0, [sp, #8]
 801701e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8017022:	ee18 0a10 	vmov	r0, s16
 8017026:	f001 f973 	bl	8018310 <__mcmp>
 801702a:	463a      	mov	r2, r7
 801702c:	9003      	str	r0, [sp, #12]
 801702e:	4631      	mov	r1, r6
 8017030:	4620      	mov	r0, r4
 8017032:	f001 f989 	bl	8018348 <__mdiff>
 8017036:	68c2      	ldr	r2, [r0, #12]
 8017038:	f109 3bff 	add.w	fp, r9, #4294967295
 801703c:	4605      	mov	r5, r0
 801703e:	bb02      	cbnz	r2, 8017082 <_dtoa_r+0xa62>
 8017040:	4601      	mov	r1, r0
 8017042:	ee18 0a10 	vmov	r0, s16
 8017046:	f001 f963 	bl	8018310 <__mcmp>
 801704a:	4602      	mov	r2, r0
 801704c:	4629      	mov	r1, r5
 801704e:	4620      	mov	r0, r4
 8017050:	9207      	str	r2, [sp, #28]
 8017052:	f000 fed1 	bl	8017df8 <_Bfree>
 8017056:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801705a:	ea43 0102 	orr.w	r1, r3, r2
 801705e:	9b04      	ldr	r3, [sp, #16]
 8017060:	430b      	orrs	r3, r1
 8017062:	464d      	mov	r5, r9
 8017064:	d10f      	bne.n	8017086 <_dtoa_r+0xa66>
 8017066:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801706a:	d02a      	beq.n	80170c2 <_dtoa_r+0xaa2>
 801706c:	9b03      	ldr	r3, [sp, #12]
 801706e:	2b00      	cmp	r3, #0
 8017070:	dd02      	ble.n	8017078 <_dtoa_r+0xa58>
 8017072:	9b02      	ldr	r3, [sp, #8]
 8017074:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8017078:	f88b a000 	strb.w	sl, [fp]
 801707c:	e775      	b.n	8016f6a <_dtoa_r+0x94a>
 801707e:	4638      	mov	r0, r7
 8017080:	e7ba      	b.n	8016ff8 <_dtoa_r+0x9d8>
 8017082:	2201      	movs	r2, #1
 8017084:	e7e2      	b.n	801704c <_dtoa_r+0xa2c>
 8017086:	9b03      	ldr	r3, [sp, #12]
 8017088:	2b00      	cmp	r3, #0
 801708a:	db04      	blt.n	8017096 <_dtoa_r+0xa76>
 801708c:	9906      	ldr	r1, [sp, #24]
 801708e:	430b      	orrs	r3, r1
 8017090:	9904      	ldr	r1, [sp, #16]
 8017092:	430b      	orrs	r3, r1
 8017094:	d122      	bne.n	80170dc <_dtoa_r+0xabc>
 8017096:	2a00      	cmp	r2, #0
 8017098:	ddee      	ble.n	8017078 <_dtoa_r+0xa58>
 801709a:	ee18 1a10 	vmov	r1, s16
 801709e:	2201      	movs	r2, #1
 80170a0:	4620      	mov	r0, r4
 80170a2:	f001 f8c5 	bl	8018230 <__lshift>
 80170a6:	4631      	mov	r1, r6
 80170a8:	ee08 0a10 	vmov	s16, r0
 80170ac:	f001 f930 	bl	8018310 <__mcmp>
 80170b0:	2800      	cmp	r0, #0
 80170b2:	dc03      	bgt.n	80170bc <_dtoa_r+0xa9c>
 80170b4:	d1e0      	bne.n	8017078 <_dtoa_r+0xa58>
 80170b6:	f01a 0f01 	tst.w	sl, #1
 80170ba:	d0dd      	beq.n	8017078 <_dtoa_r+0xa58>
 80170bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80170c0:	d1d7      	bne.n	8017072 <_dtoa_r+0xa52>
 80170c2:	2339      	movs	r3, #57	; 0x39
 80170c4:	f88b 3000 	strb.w	r3, [fp]
 80170c8:	462b      	mov	r3, r5
 80170ca:	461d      	mov	r5, r3
 80170cc:	3b01      	subs	r3, #1
 80170ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80170d2:	2a39      	cmp	r2, #57	; 0x39
 80170d4:	d071      	beq.n	80171ba <_dtoa_r+0xb9a>
 80170d6:	3201      	adds	r2, #1
 80170d8:	701a      	strb	r2, [r3, #0]
 80170da:	e746      	b.n	8016f6a <_dtoa_r+0x94a>
 80170dc:	2a00      	cmp	r2, #0
 80170de:	dd07      	ble.n	80170f0 <_dtoa_r+0xad0>
 80170e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80170e4:	d0ed      	beq.n	80170c2 <_dtoa_r+0xaa2>
 80170e6:	f10a 0301 	add.w	r3, sl, #1
 80170ea:	f88b 3000 	strb.w	r3, [fp]
 80170ee:	e73c      	b.n	8016f6a <_dtoa_r+0x94a>
 80170f0:	9b05      	ldr	r3, [sp, #20]
 80170f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80170f6:	4599      	cmp	r9, r3
 80170f8:	d047      	beq.n	801718a <_dtoa_r+0xb6a>
 80170fa:	ee18 1a10 	vmov	r1, s16
 80170fe:	2300      	movs	r3, #0
 8017100:	220a      	movs	r2, #10
 8017102:	4620      	mov	r0, r4
 8017104:	f000 fe9a 	bl	8017e3c <__multadd>
 8017108:	45b8      	cmp	r8, r7
 801710a:	ee08 0a10 	vmov	s16, r0
 801710e:	f04f 0300 	mov.w	r3, #0
 8017112:	f04f 020a 	mov.w	r2, #10
 8017116:	4641      	mov	r1, r8
 8017118:	4620      	mov	r0, r4
 801711a:	d106      	bne.n	801712a <_dtoa_r+0xb0a>
 801711c:	f000 fe8e 	bl	8017e3c <__multadd>
 8017120:	4680      	mov	r8, r0
 8017122:	4607      	mov	r7, r0
 8017124:	f109 0901 	add.w	r9, r9, #1
 8017128:	e772      	b.n	8017010 <_dtoa_r+0x9f0>
 801712a:	f000 fe87 	bl	8017e3c <__multadd>
 801712e:	4639      	mov	r1, r7
 8017130:	4680      	mov	r8, r0
 8017132:	2300      	movs	r3, #0
 8017134:	220a      	movs	r2, #10
 8017136:	4620      	mov	r0, r4
 8017138:	f000 fe80 	bl	8017e3c <__multadd>
 801713c:	4607      	mov	r7, r0
 801713e:	e7f1      	b.n	8017124 <_dtoa_r+0xb04>
 8017140:	9b03      	ldr	r3, [sp, #12]
 8017142:	9302      	str	r3, [sp, #8]
 8017144:	9d01      	ldr	r5, [sp, #4]
 8017146:	ee18 0a10 	vmov	r0, s16
 801714a:	4631      	mov	r1, r6
 801714c:	f7ff f9dc 	bl	8016508 <quorem>
 8017150:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8017154:	9b01      	ldr	r3, [sp, #4]
 8017156:	f805 ab01 	strb.w	sl, [r5], #1
 801715a:	1aea      	subs	r2, r5, r3
 801715c:	9b02      	ldr	r3, [sp, #8]
 801715e:	4293      	cmp	r3, r2
 8017160:	dd09      	ble.n	8017176 <_dtoa_r+0xb56>
 8017162:	ee18 1a10 	vmov	r1, s16
 8017166:	2300      	movs	r3, #0
 8017168:	220a      	movs	r2, #10
 801716a:	4620      	mov	r0, r4
 801716c:	f000 fe66 	bl	8017e3c <__multadd>
 8017170:	ee08 0a10 	vmov	s16, r0
 8017174:	e7e7      	b.n	8017146 <_dtoa_r+0xb26>
 8017176:	9b02      	ldr	r3, [sp, #8]
 8017178:	2b00      	cmp	r3, #0
 801717a:	bfc8      	it	gt
 801717c:	461d      	movgt	r5, r3
 801717e:	9b01      	ldr	r3, [sp, #4]
 8017180:	bfd8      	it	le
 8017182:	2501      	movle	r5, #1
 8017184:	441d      	add	r5, r3
 8017186:	f04f 0800 	mov.w	r8, #0
 801718a:	ee18 1a10 	vmov	r1, s16
 801718e:	2201      	movs	r2, #1
 8017190:	4620      	mov	r0, r4
 8017192:	f001 f84d 	bl	8018230 <__lshift>
 8017196:	4631      	mov	r1, r6
 8017198:	ee08 0a10 	vmov	s16, r0
 801719c:	f001 f8b8 	bl	8018310 <__mcmp>
 80171a0:	2800      	cmp	r0, #0
 80171a2:	dc91      	bgt.n	80170c8 <_dtoa_r+0xaa8>
 80171a4:	d102      	bne.n	80171ac <_dtoa_r+0xb8c>
 80171a6:	f01a 0f01 	tst.w	sl, #1
 80171aa:	d18d      	bne.n	80170c8 <_dtoa_r+0xaa8>
 80171ac:	462b      	mov	r3, r5
 80171ae:	461d      	mov	r5, r3
 80171b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80171b4:	2a30      	cmp	r2, #48	; 0x30
 80171b6:	d0fa      	beq.n	80171ae <_dtoa_r+0xb8e>
 80171b8:	e6d7      	b.n	8016f6a <_dtoa_r+0x94a>
 80171ba:	9a01      	ldr	r2, [sp, #4]
 80171bc:	429a      	cmp	r2, r3
 80171be:	d184      	bne.n	80170ca <_dtoa_r+0xaaa>
 80171c0:	9b00      	ldr	r3, [sp, #0]
 80171c2:	3301      	adds	r3, #1
 80171c4:	9300      	str	r3, [sp, #0]
 80171c6:	2331      	movs	r3, #49	; 0x31
 80171c8:	7013      	strb	r3, [r2, #0]
 80171ca:	e6ce      	b.n	8016f6a <_dtoa_r+0x94a>
 80171cc:	4b09      	ldr	r3, [pc, #36]	; (80171f4 <_dtoa_r+0xbd4>)
 80171ce:	f7ff ba95 	b.w	80166fc <_dtoa_r+0xdc>
 80171d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	f47f aa6e 	bne.w	80166b6 <_dtoa_r+0x96>
 80171da:	4b07      	ldr	r3, [pc, #28]	; (80171f8 <_dtoa_r+0xbd8>)
 80171dc:	f7ff ba8e 	b.w	80166fc <_dtoa_r+0xdc>
 80171e0:	9b02      	ldr	r3, [sp, #8]
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	dcae      	bgt.n	8017144 <_dtoa_r+0xb24>
 80171e6:	9b06      	ldr	r3, [sp, #24]
 80171e8:	2b02      	cmp	r3, #2
 80171ea:	f73f aea8 	bgt.w	8016f3e <_dtoa_r+0x91e>
 80171ee:	e7a9      	b.n	8017144 <_dtoa_r+0xb24>
 80171f0:	0802a910 	.word	0x0802a910
 80171f4:	0802a710 	.word	0x0802a710
 80171f8:	0802a891 	.word	0x0802a891

080171fc <__sflush_r>:
 80171fc:	898a      	ldrh	r2, [r1, #12]
 80171fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017202:	4605      	mov	r5, r0
 8017204:	0710      	lsls	r0, r2, #28
 8017206:	460c      	mov	r4, r1
 8017208:	d458      	bmi.n	80172bc <__sflush_r+0xc0>
 801720a:	684b      	ldr	r3, [r1, #4]
 801720c:	2b00      	cmp	r3, #0
 801720e:	dc05      	bgt.n	801721c <__sflush_r+0x20>
 8017210:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017212:	2b00      	cmp	r3, #0
 8017214:	dc02      	bgt.n	801721c <__sflush_r+0x20>
 8017216:	2000      	movs	r0, #0
 8017218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801721c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801721e:	2e00      	cmp	r6, #0
 8017220:	d0f9      	beq.n	8017216 <__sflush_r+0x1a>
 8017222:	2300      	movs	r3, #0
 8017224:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017228:	682f      	ldr	r7, [r5, #0]
 801722a:	602b      	str	r3, [r5, #0]
 801722c:	d032      	beq.n	8017294 <__sflush_r+0x98>
 801722e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017230:	89a3      	ldrh	r3, [r4, #12]
 8017232:	075a      	lsls	r2, r3, #29
 8017234:	d505      	bpl.n	8017242 <__sflush_r+0x46>
 8017236:	6863      	ldr	r3, [r4, #4]
 8017238:	1ac0      	subs	r0, r0, r3
 801723a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801723c:	b10b      	cbz	r3, 8017242 <__sflush_r+0x46>
 801723e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017240:	1ac0      	subs	r0, r0, r3
 8017242:	2300      	movs	r3, #0
 8017244:	4602      	mov	r2, r0
 8017246:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017248:	6a21      	ldr	r1, [r4, #32]
 801724a:	4628      	mov	r0, r5
 801724c:	47b0      	blx	r6
 801724e:	1c43      	adds	r3, r0, #1
 8017250:	89a3      	ldrh	r3, [r4, #12]
 8017252:	d106      	bne.n	8017262 <__sflush_r+0x66>
 8017254:	6829      	ldr	r1, [r5, #0]
 8017256:	291d      	cmp	r1, #29
 8017258:	d82c      	bhi.n	80172b4 <__sflush_r+0xb8>
 801725a:	4a2a      	ldr	r2, [pc, #168]	; (8017304 <__sflush_r+0x108>)
 801725c:	40ca      	lsrs	r2, r1
 801725e:	07d6      	lsls	r6, r2, #31
 8017260:	d528      	bpl.n	80172b4 <__sflush_r+0xb8>
 8017262:	2200      	movs	r2, #0
 8017264:	6062      	str	r2, [r4, #4]
 8017266:	04d9      	lsls	r1, r3, #19
 8017268:	6922      	ldr	r2, [r4, #16]
 801726a:	6022      	str	r2, [r4, #0]
 801726c:	d504      	bpl.n	8017278 <__sflush_r+0x7c>
 801726e:	1c42      	adds	r2, r0, #1
 8017270:	d101      	bne.n	8017276 <__sflush_r+0x7a>
 8017272:	682b      	ldr	r3, [r5, #0]
 8017274:	b903      	cbnz	r3, 8017278 <__sflush_r+0x7c>
 8017276:	6560      	str	r0, [r4, #84]	; 0x54
 8017278:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801727a:	602f      	str	r7, [r5, #0]
 801727c:	2900      	cmp	r1, #0
 801727e:	d0ca      	beq.n	8017216 <__sflush_r+0x1a>
 8017280:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017284:	4299      	cmp	r1, r3
 8017286:	d002      	beq.n	801728e <__sflush_r+0x92>
 8017288:	4628      	mov	r0, r5
 801728a:	f7fd fa3b 	bl	8014704 <_free_r>
 801728e:	2000      	movs	r0, #0
 8017290:	6360      	str	r0, [r4, #52]	; 0x34
 8017292:	e7c1      	b.n	8017218 <__sflush_r+0x1c>
 8017294:	6a21      	ldr	r1, [r4, #32]
 8017296:	2301      	movs	r3, #1
 8017298:	4628      	mov	r0, r5
 801729a:	47b0      	blx	r6
 801729c:	1c41      	adds	r1, r0, #1
 801729e:	d1c7      	bne.n	8017230 <__sflush_r+0x34>
 80172a0:	682b      	ldr	r3, [r5, #0]
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d0c4      	beq.n	8017230 <__sflush_r+0x34>
 80172a6:	2b1d      	cmp	r3, #29
 80172a8:	d001      	beq.n	80172ae <__sflush_r+0xb2>
 80172aa:	2b16      	cmp	r3, #22
 80172ac:	d101      	bne.n	80172b2 <__sflush_r+0xb6>
 80172ae:	602f      	str	r7, [r5, #0]
 80172b0:	e7b1      	b.n	8017216 <__sflush_r+0x1a>
 80172b2:	89a3      	ldrh	r3, [r4, #12]
 80172b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80172b8:	81a3      	strh	r3, [r4, #12]
 80172ba:	e7ad      	b.n	8017218 <__sflush_r+0x1c>
 80172bc:	690f      	ldr	r7, [r1, #16]
 80172be:	2f00      	cmp	r7, #0
 80172c0:	d0a9      	beq.n	8017216 <__sflush_r+0x1a>
 80172c2:	0793      	lsls	r3, r2, #30
 80172c4:	680e      	ldr	r6, [r1, #0]
 80172c6:	bf08      	it	eq
 80172c8:	694b      	ldreq	r3, [r1, #20]
 80172ca:	600f      	str	r7, [r1, #0]
 80172cc:	bf18      	it	ne
 80172ce:	2300      	movne	r3, #0
 80172d0:	eba6 0807 	sub.w	r8, r6, r7
 80172d4:	608b      	str	r3, [r1, #8]
 80172d6:	f1b8 0f00 	cmp.w	r8, #0
 80172da:	dd9c      	ble.n	8017216 <__sflush_r+0x1a>
 80172dc:	6a21      	ldr	r1, [r4, #32]
 80172de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80172e0:	4643      	mov	r3, r8
 80172e2:	463a      	mov	r2, r7
 80172e4:	4628      	mov	r0, r5
 80172e6:	47b0      	blx	r6
 80172e8:	2800      	cmp	r0, #0
 80172ea:	dc06      	bgt.n	80172fa <__sflush_r+0xfe>
 80172ec:	89a3      	ldrh	r3, [r4, #12]
 80172ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80172f2:	81a3      	strh	r3, [r4, #12]
 80172f4:	f04f 30ff 	mov.w	r0, #4294967295
 80172f8:	e78e      	b.n	8017218 <__sflush_r+0x1c>
 80172fa:	4407      	add	r7, r0
 80172fc:	eba8 0800 	sub.w	r8, r8, r0
 8017300:	e7e9      	b.n	80172d6 <__sflush_r+0xda>
 8017302:	bf00      	nop
 8017304:	20400001 	.word	0x20400001

08017308 <_fflush_r>:
 8017308:	b538      	push	{r3, r4, r5, lr}
 801730a:	690b      	ldr	r3, [r1, #16]
 801730c:	4605      	mov	r5, r0
 801730e:	460c      	mov	r4, r1
 8017310:	b913      	cbnz	r3, 8017318 <_fflush_r+0x10>
 8017312:	2500      	movs	r5, #0
 8017314:	4628      	mov	r0, r5
 8017316:	bd38      	pop	{r3, r4, r5, pc}
 8017318:	b118      	cbz	r0, 8017322 <_fflush_r+0x1a>
 801731a:	6983      	ldr	r3, [r0, #24]
 801731c:	b90b      	cbnz	r3, 8017322 <_fflush_r+0x1a>
 801731e:	f000 f887 	bl	8017430 <__sinit>
 8017322:	4b14      	ldr	r3, [pc, #80]	; (8017374 <_fflush_r+0x6c>)
 8017324:	429c      	cmp	r4, r3
 8017326:	d11b      	bne.n	8017360 <_fflush_r+0x58>
 8017328:	686c      	ldr	r4, [r5, #4]
 801732a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801732e:	2b00      	cmp	r3, #0
 8017330:	d0ef      	beq.n	8017312 <_fflush_r+0xa>
 8017332:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8017334:	07d0      	lsls	r0, r2, #31
 8017336:	d404      	bmi.n	8017342 <_fflush_r+0x3a>
 8017338:	0599      	lsls	r1, r3, #22
 801733a:	d402      	bmi.n	8017342 <_fflush_r+0x3a>
 801733c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801733e:	f000 fc88 	bl	8017c52 <__retarget_lock_acquire_recursive>
 8017342:	4628      	mov	r0, r5
 8017344:	4621      	mov	r1, r4
 8017346:	f7ff ff59 	bl	80171fc <__sflush_r>
 801734a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801734c:	07da      	lsls	r2, r3, #31
 801734e:	4605      	mov	r5, r0
 8017350:	d4e0      	bmi.n	8017314 <_fflush_r+0xc>
 8017352:	89a3      	ldrh	r3, [r4, #12]
 8017354:	059b      	lsls	r3, r3, #22
 8017356:	d4dd      	bmi.n	8017314 <_fflush_r+0xc>
 8017358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801735a:	f000 fc7b 	bl	8017c54 <__retarget_lock_release_recursive>
 801735e:	e7d9      	b.n	8017314 <_fflush_r+0xc>
 8017360:	4b05      	ldr	r3, [pc, #20]	; (8017378 <_fflush_r+0x70>)
 8017362:	429c      	cmp	r4, r3
 8017364:	d101      	bne.n	801736a <_fflush_r+0x62>
 8017366:	68ac      	ldr	r4, [r5, #8]
 8017368:	e7df      	b.n	801732a <_fflush_r+0x22>
 801736a:	4b04      	ldr	r3, [pc, #16]	; (801737c <_fflush_r+0x74>)
 801736c:	429c      	cmp	r4, r3
 801736e:	bf08      	it	eq
 8017370:	68ec      	ldreq	r4, [r5, #12]
 8017372:	e7da      	b.n	801732a <_fflush_r+0x22>
 8017374:	0802a944 	.word	0x0802a944
 8017378:	0802a964 	.word	0x0802a964
 801737c:	0802a924 	.word	0x0802a924

08017380 <std>:
 8017380:	2300      	movs	r3, #0
 8017382:	b510      	push	{r4, lr}
 8017384:	4604      	mov	r4, r0
 8017386:	e9c0 3300 	strd	r3, r3, [r0]
 801738a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801738e:	6083      	str	r3, [r0, #8]
 8017390:	8181      	strh	r1, [r0, #12]
 8017392:	6643      	str	r3, [r0, #100]	; 0x64
 8017394:	81c2      	strh	r2, [r0, #14]
 8017396:	6183      	str	r3, [r0, #24]
 8017398:	4619      	mov	r1, r3
 801739a:	2208      	movs	r2, #8
 801739c:	305c      	adds	r0, #92	; 0x5c
 801739e:	f7fd f9a9 	bl	80146f4 <memset>
 80173a2:	4b05      	ldr	r3, [pc, #20]	; (80173b8 <std+0x38>)
 80173a4:	6263      	str	r3, [r4, #36]	; 0x24
 80173a6:	4b05      	ldr	r3, [pc, #20]	; (80173bc <std+0x3c>)
 80173a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80173aa:	4b05      	ldr	r3, [pc, #20]	; (80173c0 <std+0x40>)
 80173ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80173ae:	4b05      	ldr	r3, [pc, #20]	; (80173c4 <std+0x44>)
 80173b0:	6224      	str	r4, [r4, #32]
 80173b2:	6323      	str	r3, [r4, #48]	; 0x30
 80173b4:	bd10      	pop	{r4, pc}
 80173b6:	bf00      	nop
 80173b8:	08018ca1 	.word	0x08018ca1
 80173bc:	08018cc3 	.word	0x08018cc3
 80173c0:	08018cfb 	.word	0x08018cfb
 80173c4:	08018d1f 	.word	0x08018d1f

080173c8 <_cleanup_r>:
 80173c8:	4901      	ldr	r1, [pc, #4]	; (80173d0 <_cleanup_r+0x8>)
 80173ca:	f000 b8af 	b.w	801752c <_fwalk_reent>
 80173ce:	bf00      	nop
 80173d0:	08017309 	.word	0x08017309

080173d4 <__sfmoreglue>:
 80173d4:	b570      	push	{r4, r5, r6, lr}
 80173d6:	2268      	movs	r2, #104	; 0x68
 80173d8:	1e4d      	subs	r5, r1, #1
 80173da:	4355      	muls	r5, r2
 80173dc:	460e      	mov	r6, r1
 80173de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80173e2:	f7fd f9fb 	bl	80147dc <_malloc_r>
 80173e6:	4604      	mov	r4, r0
 80173e8:	b140      	cbz	r0, 80173fc <__sfmoreglue+0x28>
 80173ea:	2100      	movs	r1, #0
 80173ec:	e9c0 1600 	strd	r1, r6, [r0]
 80173f0:	300c      	adds	r0, #12
 80173f2:	60a0      	str	r0, [r4, #8]
 80173f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80173f8:	f7fd f97c 	bl	80146f4 <memset>
 80173fc:	4620      	mov	r0, r4
 80173fe:	bd70      	pop	{r4, r5, r6, pc}

08017400 <__sfp_lock_acquire>:
 8017400:	4801      	ldr	r0, [pc, #4]	; (8017408 <__sfp_lock_acquire+0x8>)
 8017402:	f000 bc26 	b.w	8017c52 <__retarget_lock_acquire_recursive>
 8017406:	bf00      	nop
 8017408:	20002a81 	.word	0x20002a81

0801740c <__sfp_lock_release>:
 801740c:	4801      	ldr	r0, [pc, #4]	; (8017414 <__sfp_lock_release+0x8>)
 801740e:	f000 bc21 	b.w	8017c54 <__retarget_lock_release_recursive>
 8017412:	bf00      	nop
 8017414:	20002a81 	.word	0x20002a81

08017418 <__sinit_lock_acquire>:
 8017418:	4801      	ldr	r0, [pc, #4]	; (8017420 <__sinit_lock_acquire+0x8>)
 801741a:	f000 bc1a 	b.w	8017c52 <__retarget_lock_acquire_recursive>
 801741e:	bf00      	nop
 8017420:	20002a82 	.word	0x20002a82

08017424 <__sinit_lock_release>:
 8017424:	4801      	ldr	r0, [pc, #4]	; (801742c <__sinit_lock_release+0x8>)
 8017426:	f000 bc15 	b.w	8017c54 <__retarget_lock_release_recursive>
 801742a:	bf00      	nop
 801742c:	20002a82 	.word	0x20002a82

08017430 <__sinit>:
 8017430:	b510      	push	{r4, lr}
 8017432:	4604      	mov	r4, r0
 8017434:	f7ff fff0 	bl	8017418 <__sinit_lock_acquire>
 8017438:	69a3      	ldr	r3, [r4, #24]
 801743a:	b11b      	cbz	r3, 8017444 <__sinit+0x14>
 801743c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017440:	f7ff bff0 	b.w	8017424 <__sinit_lock_release>
 8017444:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017448:	6523      	str	r3, [r4, #80]	; 0x50
 801744a:	4b13      	ldr	r3, [pc, #76]	; (8017498 <__sinit+0x68>)
 801744c:	4a13      	ldr	r2, [pc, #76]	; (801749c <__sinit+0x6c>)
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	62a2      	str	r2, [r4, #40]	; 0x28
 8017452:	42a3      	cmp	r3, r4
 8017454:	bf04      	itt	eq
 8017456:	2301      	moveq	r3, #1
 8017458:	61a3      	streq	r3, [r4, #24]
 801745a:	4620      	mov	r0, r4
 801745c:	f000 f820 	bl	80174a0 <__sfp>
 8017460:	6060      	str	r0, [r4, #4]
 8017462:	4620      	mov	r0, r4
 8017464:	f000 f81c 	bl	80174a0 <__sfp>
 8017468:	60a0      	str	r0, [r4, #8]
 801746a:	4620      	mov	r0, r4
 801746c:	f000 f818 	bl	80174a0 <__sfp>
 8017470:	2200      	movs	r2, #0
 8017472:	60e0      	str	r0, [r4, #12]
 8017474:	2104      	movs	r1, #4
 8017476:	6860      	ldr	r0, [r4, #4]
 8017478:	f7ff ff82 	bl	8017380 <std>
 801747c:	68a0      	ldr	r0, [r4, #8]
 801747e:	2201      	movs	r2, #1
 8017480:	2109      	movs	r1, #9
 8017482:	f7ff ff7d 	bl	8017380 <std>
 8017486:	68e0      	ldr	r0, [r4, #12]
 8017488:	2202      	movs	r2, #2
 801748a:	2112      	movs	r1, #18
 801748c:	f7ff ff78 	bl	8017380 <std>
 8017490:	2301      	movs	r3, #1
 8017492:	61a3      	str	r3, [r4, #24]
 8017494:	e7d2      	b.n	801743c <__sinit+0xc>
 8017496:	bf00      	nop
 8017498:	0802a6fc 	.word	0x0802a6fc
 801749c:	080173c9 	.word	0x080173c9

080174a0 <__sfp>:
 80174a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80174a2:	4607      	mov	r7, r0
 80174a4:	f7ff ffac 	bl	8017400 <__sfp_lock_acquire>
 80174a8:	4b1e      	ldr	r3, [pc, #120]	; (8017524 <__sfp+0x84>)
 80174aa:	681e      	ldr	r6, [r3, #0]
 80174ac:	69b3      	ldr	r3, [r6, #24]
 80174ae:	b913      	cbnz	r3, 80174b6 <__sfp+0x16>
 80174b0:	4630      	mov	r0, r6
 80174b2:	f7ff ffbd 	bl	8017430 <__sinit>
 80174b6:	3648      	adds	r6, #72	; 0x48
 80174b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80174bc:	3b01      	subs	r3, #1
 80174be:	d503      	bpl.n	80174c8 <__sfp+0x28>
 80174c0:	6833      	ldr	r3, [r6, #0]
 80174c2:	b30b      	cbz	r3, 8017508 <__sfp+0x68>
 80174c4:	6836      	ldr	r6, [r6, #0]
 80174c6:	e7f7      	b.n	80174b8 <__sfp+0x18>
 80174c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80174cc:	b9d5      	cbnz	r5, 8017504 <__sfp+0x64>
 80174ce:	4b16      	ldr	r3, [pc, #88]	; (8017528 <__sfp+0x88>)
 80174d0:	60e3      	str	r3, [r4, #12]
 80174d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80174d6:	6665      	str	r5, [r4, #100]	; 0x64
 80174d8:	f000 fbba 	bl	8017c50 <__retarget_lock_init_recursive>
 80174dc:	f7ff ff96 	bl	801740c <__sfp_lock_release>
 80174e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80174e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80174e8:	6025      	str	r5, [r4, #0]
 80174ea:	61a5      	str	r5, [r4, #24]
 80174ec:	2208      	movs	r2, #8
 80174ee:	4629      	mov	r1, r5
 80174f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80174f4:	f7fd f8fe 	bl	80146f4 <memset>
 80174f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80174fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017500:	4620      	mov	r0, r4
 8017502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017504:	3468      	adds	r4, #104	; 0x68
 8017506:	e7d9      	b.n	80174bc <__sfp+0x1c>
 8017508:	2104      	movs	r1, #4
 801750a:	4638      	mov	r0, r7
 801750c:	f7ff ff62 	bl	80173d4 <__sfmoreglue>
 8017510:	4604      	mov	r4, r0
 8017512:	6030      	str	r0, [r6, #0]
 8017514:	2800      	cmp	r0, #0
 8017516:	d1d5      	bne.n	80174c4 <__sfp+0x24>
 8017518:	f7ff ff78 	bl	801740c <__sfp_lock_release>
 801751c:	230c      	movs	r3, #12
 801751e:	603b      	str	r3, [r7, #0]
 8017520:	e7ee      	b.n	8017500 <__sfp+0x60>
 8017522:	bf00      	nop
 8017524:	0802a6fc 	.word	0x0802a6fc
 8017528:	ffff0001 	.word	0xffff0001

0801752c <_fwalk_reent>:
 801752c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017530:	4606      	mov	r6, r0
 8017532:	4688      	mov	r8, r1
 8017534:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017538:	2700      	movs	r7, #0
 801753a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801753e:	f1b9 0901 	subs.w	r9, r9, #1
 8017542:	d505      	bpl.n	8017550 <_fwalk_reent+0x24>
 8017544:	6824      	ldr	r4, [r4, #0]
 8017546:	2c00      	cmp	r4, #0
 8017548:	d1f7      	bne.n	801753a <_fwalk_reent+0xe>
 801754a:	4638      	mov	r0, r7
 801754c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017550:	89ab      	ldrh	r3, [r5, #12]
 8017552:	2b01      	cmp	r3, #1
 8017554:	d907      	bls.n	8017566 <_fwalk_reent+0x3a>
 8017556:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801755a:	3301      	adds	r3, #1
 801755c:	d003      	beq.n	8017566 <_fwalk_reent+0x3a>
 801755e:	4629      	mov	r1, r5
 8017560:	4630      	mov	r0, r6
 8017562:	47c0      	blx	r8
 8017564:	4307      	orrs	r7, r0
 8017566:	3568      	adds	r5, #104	; 0x68
 8017568:	e7e9      	b.n	801753e <_fwalk_reent+0x12>

0801756a <rshift>:
 801756a:	6903      	ldr	r3, [r0, #16]
 801756c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8017570:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017574:	ea4f 1261 	mov.w	r2, r1, asr #5
 8017578:	f100 0414 	add.w	r4, r0, #20
 801757c:	dd45      	ble.n	801760a <rshift+0xa0>
 801757e:	f011 011f 	ands.w	r1, r1, #31
 8017582:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017586:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801758a:	d10c      	bne.n	80175a6 <rshift+0x3c>
 801758c:	f100 0710 	add.w	r7, r0, #16
 8017590:	4629      	mov	r1, r5
 8017592:	42b1      	cmp	r1, r6
 8017594:	d334      	bcc.n	8017600 <rshift+0x96>
 8017596:	1a9b      	subs	r3, r3, r2
 8017598:	009b      	lsls	r3, r3, #2
 801759a:	1eea      	subs	r2, r5, #3
 801759c:	4296      	cmp	r6, r2
 801759e:	bf38      	it	cc
 80175a0:	2300      	movcc	r3, #0
 80175a2:	4423      	add	r3, r4
 80175a4:	e015      	b.n	80175d2 <rshift+0x68>
 80175a6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80175aa:	f1c1 0820 	rsb	r8, r1, #32
 80175ae:	40cf      	lsrs	r7, r1
 80175b0:	f105 0e04 	add.w	lr, r5, #4
 80175b4:	46a1      	mov	r9, r4
 80175b6:	4576      	cmp	r6, lr
 80175b8:	46f4      	mov	ip, lr
 80175ba:	d815      	bhi.n	80175e8 <rshift+0x7e>
 80175bc:	1a9a      	subs	r2, r3, r2
 80175be:	0092      	lsls	r2, r2, #2
 80175c0:	3a04      	subs	r2, #4
 80175c2:	3501      	adds	r5, #1
 80175c4:	42ae      	cmp	r6, r5
 80175c6:	bf38      	it	cc
 80175c8:	2200      	movcc	r2, #0
 80175ca:	18a3      	adds	r3, r4, r2
 80175cc:	50a7      	str	r7, [r4, r2]
 80175ce:	b107      	cbz	r7, 80175d2 <rshift+0x68>
 80175d0:	3304      	adds	r3, #4
 80175d2:	1b1a      	subs	r2, r3, r4
 80175d4:	42a3      	cmp	r3, r4
 80175d6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80175da:	bf08      	it	eq
 80175dc:	2300      	moveq	r3, #0
 80175de:	6102      	str	r2, [r0, #16]
 80175e0:	bf08      	it	eq
 80175e2:	6143      	streq	r3, [r0, #20]
 80175e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80175e8:	f8dc c000 	ldr.w	ip, [ip]
 80175ec:	fa0c fc08 	lsl.w	ip, ip, r8
 80175f0:	ea4c 0707 	orr.w	r7, ip, r7
 80175f4:	f849 7b04 	str.w	r7, [r9], #4
 80175f8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80175fc:	40cf      	lsrs	r7, r1
 80175fe:	e7da      	b.n	80175b6 <rshift+0x4c>
 8017600:	f851 cb04 	ldr.w	ip, [r1], #4
 8017604:	f847 cf04 	str.w	ip, [r7, #4]!
 8017608:	e7c3      	b.n	8017592 <rshift+0x28>
 801760a:	4623      	mov	r3, r4
 801760c:	e7e1      	b.n	80175d2 <rshift+0x68>

0801760e <__hexdig_fun>:
 801760e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017612:	2b09      	cmp	r3, #9
 8017614:	d802      	bhi.n	801761c <__hexdig_fun+0xe>
 8017616:	3820      	subs	r0, #32
 8017618:	b2c0      	uxtb	r0, r0
 801761a:	4770      	bx	lr
 801761c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017620:	2b05      	cmp	r3, #5
 8017622:	d801      	bhi.n	8017628 <__hexdig_fun+0x1a>
 8017624:	3847      	subs	r0, #71	; 0x47
 8017626:	e7f7      	b.n	8017618 <__hexdig_fun+0xa>
 8017628:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801762c:	2b05      	cmp	r3, #5
 801762e:	d801      	bhi.n	8017634 <__hexdig_fun+0x26>
 8017630:	3827      	subs	r0, #39	; 0x27
 8017632:	e7f1      	b.n	8017618 <__hexdig_fun+0xa>
 8017634:	2000      	movs	r0, #0
 8017636:	4770      	bx	lr

08017638 <__gethex>:
 8017638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801763c:	ed2d 8b02 	vpush	{d8}
 8017640:	b089      	sub	sp, #36	; 0x24
 8017642:	ee08 0a10 	vmov	s16, r0
 8017646:	9304      	str	r3, [sp, #16]
 8017648:	4bb4      	ldr	r3, [pc, #720]	; (801791c <__gethex+0x2e4>)
 801764a:	681b      	ldr	r3, [r3, #0]
 801764c:	9301      	str	r3, [sp, #4]
 801764e:	4618      	mov	r0, r3
 8017650:	468b      	mov	fp, r1
 8017652:	4690      	mov	r8, r2
 8017654:	f7e8 fde4 	bl	8000220 <strlen>
 8017658:	9b01      	ldr	r3, [sp, #4]
 801765a:	f8db 2000 	ldr.w	r2, [fp]
 801765e:	4403      	add	r3, r0
 8017660:	4682      	mov	sl, r0
 8017662:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017666:	9305      	str	r3, [sp, #20]
 8017668:	1c93      	adds	r3, r2, #2
 801766a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801766e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8017672:	32fe      	adds	r2, #254	; 0xfe
 8017674:	18d1      	adds	r1, r2, r3
 8017676:	461f      	mov	r7, r3
 8017678:	f813 0b01 	ldrb.w	r0, [r3], #1
 801767c:	9100      	str	r1, [sp, #0]
 801767e:	2830      	cmp	r0, #48	; 0x30
 8017680:	d0f8      	beq.n	8017674 <__gethex+0x3c>
 8017682:	f7ff ffc4 	bl	801760e <__hexdig_fun>
 8017686:	4604      	mov	r4, r0
 8017688:	2800      	cmp	r0, #0
 801768a:	d13a      	bne.n	8017702 <__gethex+0xca>
 801768c:	9901      	ldr	r1, [sp, #4]
 801768e:	4652      	mov	r2, sl
 8017690:	4638      	mov	r0, r7
 8017692:	f001 fb48 	bl	8018d26 <strncmp>
 8017696:	4605      	mov	r5, r0
 8017698:	2800      	cmp	r0, #0
 801769a:	d168      	bne.n	801776e <__gethex+0x136>
 801769c:	f817 000a 	ldrb.w	r0, [r7, sl]
 80176a0:	eb07 060a 	add.w	r6, r7, sl
 80176a4:	f7ff ffb3 	bl	801760e <__hexdig_fun>
 80176a8:	2800      	cmp	r0, #0
 80176aa:	d062      	beq.n	8017772 <__gethex+0x13a>
 80176ac:	4633      	mov	r3, r6
 80176ae:	7818      	ldrb	r0, [r3, #0]
 80176b0:	2830      	cmp	r0, #48	; 0x30
 80176b2:	461f      	mov	r7, r3
 80176b4:	f103 0301 	add.w	r3, r3, #1
 80176b8:	d0f9      	beq.n	80176ae <__gethex+0x76>
 80176ba:	f7ff ffa8 	bl	801760e <__hexdig_fun>
 80176be:	2301      	movs	r3, #1
 80176c0:	fab0 f480 	clz	r4, r0
 80176c4:	0964      	lsrs	r4, r4, #5
 80176c6:	4635      	mov	r5, r6
 80176c8:	9300      	str	r3, [sp, #0]
 80176ca:	463a      	mov	r2, r7
 80176cc:	4616      	mov	r6, r2
 80176ce:	3201      	adds	r2, #1
 80176d0:	7830      	ldrb	r0, [r6, #0]
 80176d2:	f7ff ff9c 	bl	801760e <__hexdig_fun>
 80176d6:	2800      	cmp	r0, #0
 80176d8:	d1f8      	bne.n	80176cc <__gethex+0x94>
 80176da:	9901      	ldr	r1, [sp, #4]
 80176dc:	4652      	mov	r2, sl
 80176de:	4630      	mov	r0, r6
 80176e0:	f001 fb21 	bl	8018d26 <strncmp>
 80176e4:	b980      	cbnz	r0, 8017708 <__gethex+0xd0>
 80176e6:	b94d      	cbnz	r5, 80176fc <__gethex+0xc4>
 80176e8:	eb06 050a 	add.w	r5, r6, sl
 80176ec:	462a      	mov	r2, r5
 80176ee:	4616      	mov	r6, r2
 80176f0:	3201      	adds	r2, #1
 80176f2:	7830      	ldrb	r0, [r6, #0]
 80176f4:	f7ff ff8b 	bl	801760e <__hexdig_fun>
 80176f8:	2800      	cmp	r0, #0
 80176fa:	d1f8      	bne.n	80176ee <__gethex+0xb6>
 80176fc:	1bad      	subs	r5, r5, r6
 80176fe:	00ad      	lsls	r5, r5, #2
 8017700:	e004      	b.n	801770c <__gethex+0xd4>
 8017702:	2400      	movs	r4, #0
 8017704:	4625      	mov	r5, r4
 8017706:	e7e0      	b.n	80176ca <__gethex+0x92>
 8017708:	2d00      	cmp	r5, #0
 801770a:	d1f7      	bne.n	80176fc <__gethex+0xc4>
 801770c:	7833      	ldrb	r3, [r6, #0]
 801770e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017712:	2b50      	cmp	r3, #80	; 0x50
 8017714:	d13b      	bne.n	801778e <__gethex+0x156>
 8017716:	7873      	ldrb	r3, [r6, #1]
 8017718:	2b2b      	cmp	r3, #43	; 0x2b
 801771a:	d02c      	beq.n	8017776 <__gethex+0x13e>
 801771c:	2b2d      	cmp	r3, #45	; 0x2d
 801771e:	d02e      	beq.n	801777e <__gethex+0x146>
 8017720:	1c71      	adds	r1, r6, #1
 8017722:	f04f 0900 	mov.w	r9, #0
 8017726:	7808      	ldrb	r0, [r1, #0]
 8017728:	f7ff ff71 	bl	801760e <__hexdig_fun>
 801772c:	1e43      	subs	r3, r0, #1
 801772e:	b2db      	uxtb	r3, r3
 8017730:	2b18      	cmp	r3, #24
 8017732:	d82c      	bhi.n	801778e <__gethex+0x156>
 8017734:	f1a0 0210 	sub.w	r2, r0, #16
 8017738:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801773c:	f7ff ff67 	bl	801760e <__hexdig_fun>
 8017740:	1e43      	subs	r3, r0, #1
 8017742:	b2db      	uxtb	r3, r3
 8017744:	2b18      	cmp	r3, #24
 8017746:	d91d      	bls.n	8017784 <__gethex+0x14c>
 8017748:	f1b9 0f00 	cmp.w	r9, #0
 801774c:	d000      	beq.n	8017750 <__gethex+0x118>
 801774e:	4252      	negs	r2, r2
 8017750:	4415      	add	r5, r2
 8017752:	f8cb 1000 	str.w	r1, [fp]
 8017756:	b1e4      	cbz	r4, 8017792 <__gethex+0x15a>
 8017758:	9b00      	ldr	r3, [sp, #0]
 801775a:	2b00      	cmp	r3, #0
 801775c:	bf14      	ite	ne
 801775e:	2700      	movne	r7, #0
 8017760:	2706      	moveq	r7, #6
 8017762:	4638      	mov	r0, r7
 8017764:	b009      	add	sp, #36	; 0x24
 8017766:	ecbd 8b02 	vpop	{d8}
 801776a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801776e:	463e      	mov	r6, r7
 8017770:	4625      	mov	r5, r4
 8017772:	2401      	movs	r4, #1
 8017774:	e7ca      	b.n	801770c <__gethex+0xd4>
 8017776:	f04f 0900 	mov.w	r9, #0
 801777a:	1cb1      	adds	r1, r6, #2
 801777c:	e7d3      	b.n	8017726 <__gethex+0xee>
 801777e:	f04f 0901 	mov.w	r9, #1
 8017782:	e7fa      	b.n	801777a <__gethex+0x142>
 8017784:	230a      	movs	r3, #10
 8017786:	fb03 0202 	mla	r2, r3, r2, r0
 801778a:	3a10      	subs	r2, #16
 801778c:	e7d4      	b.n	8017738 <__gethex+0x100>
 801778e:	4631      	mov	r1, r6
 8017790:	e7df      	b.n	8017752 <__gethex+0x11a>
 8017792:	1bf3      	subs	r3, r6, r7
 8017794:	3b01      	subs	r3, #1
 8017796:	4621      	mov	r1, r4
 8017798:	2b07      	cmp	r3, #7
 801779a:	dc0b      	bgt.n	80177b4 <__gethex+0x17c>
 801779c:	ee18 0a10 	vmov	r0, s16
 80177a0:	f000 faea 	bl	8017d78 <_Balloc>
 80177a4:	4604      	mov	r4, r0
 80177a6:	b940      	cbnz	r0, 80177ba <__gethex+0x182>
 80177a8:	4b5d      	ldr	r3, [pc, #372]	; (8017920 <__gethex+0x2e8>)
 80177aa:	4602      	mov	r2, r0
 80177ac:	21de      	movs	r1, #222	; 0xde
 80177ae:	485d      	ldr	r0, [pc, #372]	; (8017924 <__gethex+0x2ec>)
 80177b0:	f001 fbae 	bl	8018f10 <__assert_func>
 80177b4:	3101      	adds	r1, #1
 80177b6:	105b      	asrs	r3, r3, #1
 80177b8:	e7ee      	b.n	8017798 <__gethex+0x160>
 80177ba:	f100 0914 	add.w	r9, r0, #20
 80177be:	f04f 0b00 	mov.w	fp, #0
 80177c2:	f1ca 0301 	rsb	r3, sl, #1
 80177c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80177ca:	f8cd b000 	str.w	fp, [sp]
 80177ce:	9306      	str	r3, [sp, #24]
 80177d0:	42b7      	cmp	r7, r6
 80177d2:	d340      	bcc.n	8017856 <__gethex+0x21e>
 80177d4:	9802      	ldr	r0, [sp, #8]
 80177d6:	9b00      	ldr	r3, [sp, #0]
 80177d8:	f840 3b04 	str.w	r3, [r0], #4
 80177dc:	eba0 0009 	sub.w	r0, r0, r9
 80177e0:	1080      	asrs	r0, r0, #2
 80177e2:	0146      	lsls	r6, r0, #5
 80177e4:	6120      	str	r0, [r4, #16]
 80177e6:	4618      	mov	r0, r3
 80177e8:	f000 fbb8 	bl	8017f5c <__hi0bits>
 80177ec:	1a30      	subs	r0, r6, r0
 80177ee:	f8d8 6000 	ldr.w	r6, [r8]
 80177f2:	42b0      	cmp	r0, r6
 80177f4:	dd63      	ble.n	80178be <__gethex+0x286>
 80177f6:	1b87      	subs	r7, r0, r6
 80177f8:	4639      	mov	r1, r7
 80177fa:	4620      	mov	r0, r4
 80177fc:	f000 ff5c 	bl	80186b8 <__any_on>
 8017800:	4682      	mov	sl, r0
 8017802:	b1a8      	cbz	r0, 8017830 <__gethex+0x1f8>
 8017804:	1e7b      	subs	r3, r7, #1
 8017806:	1159      	asrs	r1, r3, #5
 8017808:	f003 021f 	and.w	r2, r3, #31
 801780c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8017810:	f04f 0a01 	mov.w	sl, #1
 8017814:	fa0a f202 	lsl.w	r2, sl, r2
 8017818:	420a      	tst	r2, r1
 801781a:	d009      	beq.n	8017830 <__gethex+0x1f8>
 801781c:	4553      	cmp	r3, sl
 801781e:	dd05      	ble.n	801782c <__gethex+0x1f4>
 8017820:	1eb9      	subs	r1, r7, #2
 8017822:	4620      	mov	r0, r4
 8017824:	f000 ff48 	bl	80186b8 <__any_on>
 8017828:	2800      	cmp	r0, #0
 801782a:	d145      	bne.n	80178b8 <__gethex+0x280>
 801782c:	f04f 0a02 	mov.w	sl, #2
 8017830:	4639      	mov	r1, r7
 8017832:	4620      	mov	r0, r4
 8017834:	f7ff fe99 	bl	801756a <rshift>
 8017838:	443d      	add	r5, r7
 801783a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801783e:	42ab      	cmp	r3, r5
 8017840:	da4c      	bge.n	80178dc <__gethex+0x2a4>
 8017842:	ee18 0a10 	vmov	r0, s16
 8017846:	4621      	mov	r1, r4
 8017848:	f000 fad6 	bl	8017df8 <_Bfree>
 801784c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801784e:	2300      	movs	r3, #0
 8017850:	6013      	str	r3, [r2, #0]
 8017852:	27a3      	movs	r7, #163	; 0xa3
 8017854:	e785      	b.n	8017762 <__gethex+0x12a>
 8017856:	1e73      	subs	r3, r6, #1
 8017858:	9a05      	ldr	r2, [sp, #20]
 801785a:	9303      	str	r3, [sp, #12]
 801785c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017860:	4293      	cmp	r3, r2
 8017862:	d019      	beq.n	8017898 <__gethex+0x260>
 8017864:	f1bb 0f20 	cmp.w	fp, #32
 8017868:	d107      	bne.n	801787a <__gethex+0x242>
 801786a:	9b02      	ldr	r3, [sp, #8]
 801786c:	9a00      	ldr	r2, [sp, #0]
 801786e:	f843 2b04 	str.w	r2, [r3], #4
 8017872:	9302      	str	r3, [sp, #8]
 8017874:	2300      	movs	r3, #0
 8017876:	9300      	str	r3, [sp, #0]
 8017878:	469b      	mov	fp, r3
 801787a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801787e:	f7ff fec6 	bl	801760e <__hexdig_fun>
 8017882:	9b00      	ldr	r3, [sp, #0]
 8017884:	f000 000f 	and.w	r0, r0, #15
 8017888:	fa00 f00b 	lsl.w	r0, r0, fp
 801788c:	4303      	orrs	r3, r0
 801788e:	9300      	str	r3, [sp, #0]
 8017890:	f10b 0b04 	add.w	fp, fp, #4
 8017894:	9b03      	ldr	r3, [sp, #12]
 8017896:	e00d      	b.n	80178b4 <__gethex+0x27c>
 8017898:	9b03      	ldr	r3, [sp, #12]
 801789a:	9a06      	ldr	r2, [sp, #24]
 801789c:	4413      	add	r3, r2
 801789e:	42bb      	cmp	r3, r7
 80178a0:	d3e0      	bcc.n	8017864 <__gethex+0x22c>
 80178a2:	4618      	mov	r0, r3
 80178a4:	9901      	ldr	r1, [sp, #4]
 80178a6:	9307      	str	r3, [sp, #28]
 80178a8:	4652      	mov	r2, sl
 80178aa:	f001 fa3c 	bl	8018d26 <strncmp>
 80178ae:	9b07      	ldr	r3, [sp, #28]
 80178b0:	2800      	cmp	r0, #0
 80178b2:	d1d7      	bne.n	8017864 <__gethex+0x22c>
 80178b4:	461e      	mov	r6, r3
 80178b6:	e78b      	b.n	80177d0 <__gethex+0x198>
 80178b8:	f04f 0a03 	mov.w	sl, #3
 80178bc:	e7b8      	b.n	8017830 <__gethex+0x1f8>
 80178be:	da0a      	bge.n	80178d6 <__gethex+0x29e>
 80178c0:	1a37      	subs	r7, r6, r0
 80178c2:	4621      	mov	r1, r4
 80178c4:	ee18 0a10 	vmov	r0, s16
 80178c8:	463a      	mov	r2, r7
 80178ca:	f000 fcb1 	bl	8018230 <__lshift>
 80178ce:	1bed      	subs	r5, r5, r7
 80178d0:	4604      	mov	r4, r0
 80178d2:	f100 0914 	add.w	r9, r0, #20
 80178d6:	f04f 0a00 	mov.w	sl, #0
 80178da:	e7ae      	b.n	801783a <__gethex+0x202>
 80178dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80178e0:	42a8      	cmp	r0, r5
 80178e2:	dd72      	ble.n	80179ca <__gethex+0x392>
 80178e4:	1b45      	subs	r5, r0, r5
 80178e6:	42ae      	cmp	r6, r5
 80178e8:	dc36      	bgt.n	8017958 <__gethex+0x320>
 80178ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80178ee:	2b02      	cmp	r3, #2
 80178f0:	d02a      	beq.n	8017948 <__gethex+0x310>
 80178f2:	2b03      	cmp	r3, #3
 80178f4:	d02c      	beq.n	8017950 <__gethex+0x318>
 80178f6:	2b01      	cmp	r3, #1
 80178f8:	d11c      	bne.n	8017934 <__gethex+0x2fc>
 80178fa:	42ae      	cmp	r6, r5
 80178fc:	d11a      	bne.n	8017934 <__gethex+0x2fc>
 80178fe:	2e01      	cmp	r6, #1
 8017900:	d112      	bne.n	8017928 <__gethex+0x2f0>
 8017902:	9a04      	ldr	r2, [sp, #16]
 8017904:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017908:	6013      	str	r3, [r2, #0]
 801790a:	2301      	movs	r3, #1
 801790c:	6123      	str	r3, [r4, #16]
 801790e:	f8c9 3000 	str.w	r3, [r9]
 8017912:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017914:	2762      	movs	r7, #98	; 0x62
 8017916:	601c      	str	r4, [r3, #0]
 8017918:	e723      	b.n	8017762 <__gethex+0x12a>
 801791a:	bf00      	nop
 801791c:	0802a9ec 	.word	0x0802a9ec
 8017920:	0802a910 	.word	0x0802a910
 8017924:	0802a984 	.word	0x0802a984
 8017928:	1e71      	subs	r1, r6, #1
 801792a:	4620      	mov	r0, r4
 801792c:	f000 fec4 	bl	80186b8 <__any_on>
 8017930:	2800      	cmp	r0, #0
 8017932:	d1e6      	bne.n	8017902 <__gethex+0x2ca>
 8017934:	ee18 0a10 	vmov	r0, s16
 8017938:	4621      	mov	r1, r4
 801793a:	f000 fa5d 	bl	8017df8 <_Bfree>
 801793e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017940:	2300      	movs	r3, #0
 8017942:	6013      	str	r3, [r2, #0]
 8017944:	2750      	movs	r7, #80	; 0x50
 8017946:	e70c      	b.n	8017762 <__gethex+0x12a>
 8017948:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801794a:	2b00      	cmp	r3, #0
 801794c:	d1f2      	bne.n	8017934 <__gethex+0x2fc>
 801794e:	e7d8      	b.n	8017902 <__gethex+0x2ca>
 8017950:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017952:	2b00      	cmp	r3, #0
 8017954:	d1d5      	bne.n	8017902 <__gethex+0x2ca>
 8017956:	e7ed      	b.n	8017934 <__gethex+0x2fc>
 8017958:	1e6f      	subs	r7, r5, #1
 801795a:	f1ba 0f00 	cmp.w	sl, #0
 801795e:	d131      	bne.n	80179c4 <__gethex+0x38c>
 8017960:	b127      	cbz	r7, 801796c <__gethex+0x334>
 8017962:	4639      	mov	r1, r7
 8017964:	4620      	mov	r0, r4
 8017966:	f000 fea7 	bl	80186b8 <__any_on>
 801796a:	4682      	mov	sl, r0
 801796c:	117b      	asrs	r3, r7, #5
 801796e:	2101      	movs	r1, #1
 8017970:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8017974:	f007 071f 	and.w	r7, r7, #31
 8017978:	fa01 f707 	lsl.w	r7, r1, r7
 801797c:	421f      	tst	r7, r3
 801797e:	4629      	mov	r1, r5
 8017980:	4620      	mov	r0, r4
 8017982:	bf18      	it	ne
 8017984:	f04a 0a02 	orrne.w	sl, sl, #2
 8017988:	1b76      	subs	r6, r6, r5
 801798a:	f7ff fdee 	bl	801756a <rshift>
 801798e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017992:	2702      	movs	r7, #2
 8017994:	f1ba 0f00 	cmp.w	sl, #0
 8017998:	d048      	beq.n	8017a2c <__gethex+0x3f4>
 801799a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801799e:	2b02      	cmp	r3, #2
 80179a0:	d015      	beq.n	80179ce <__gethex+0x396>
 80179a2:	2b03      	cmp	r3, #3
 80179a4:	d017      	beq.n	80179d6 <__gethex+0x39e>
 80179a6:	2b01      	cmp	r3, #1
 80179a8:	d109      	bne.n	80179be <__gethex+0x386>
 80179aa:	f01a 0f02 	tst.w	sl, #2
 80179ae:	d006      	beq.n	80179be <__gethex+0x386>
 80179b0:	f8d9 0000 	ldr.w	r0, [r9]
 80179b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80179b8:	f01a 0f01 	tst.w	sl, #1
 80179bc:	d10e      	bne.n	80179dc <__gethex+0x3a4>
 80179be:	f047 0710 	orr.w	r7, r7, #16
 80179c2:	e033      	b.n	8017a2c <__gethex+0x3f4>
 80179c4:	f04f 0a01 	mov.w	sl, #1
 80179c8:	e7d0      	b.n	801796c <__gethex+0x334>
 80179ca:	2701      	movs	r7, #1
 80179cc:	e7e2      	b.n	8017994 <__gethex+0x35c>
 80179ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80179d0:	f1c3 0301 	rsb	r3, r3, #1
 80179d4:	9315      	str	r3, [sp, #84]	; 0x54
 80179d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80179d8:	2b00      	cmp	r3, #0
 80179da:	d0f0      	beq.n	80179be <__gethex+0x386>
 80179dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80179e0:	f104 0314 	add.w	r3, r4, #20
 80179e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80179e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80179ec:	f04f 0c00 	mov.w	ip, #0
 80179f0:	4618      	mov	r0, r3
 80179f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80179f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80179fa:	d01c      	beq.n	8017a36 <__gethex+0x3fe>
 80179fc:	3201      	adds	r2, #1
 80179fe:	6002      	str	r2, [r0, #0]
 8017a00:	2f02      	cmp	r7, #2
 8017a02:	f104 0314 	add.w	r3, r4, #20
 8017a06:	d13f      	bne.n	8017a88 <__gethex+0x450>
 8017a08:	f8d8 2000 	ldr.w	r2, [r8]
 8017a0c:	3a01      	subs	r2, #1
 8017a0e:	42b2      	cmp	r2, r6
 8017a10:	d10a      	bne.n	8017a28 <__gethex+0x3f0>
 8017a12:	1171      	asrs	r1, r6, #5
 8017a14:	2201      	movs	r2, #1
 8017a16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017a1a:	f006 061f 	and.w	r6, r6, #31
 8017a1e:	fa02 f606 	lsl.w	r6, r2, r6
 8017a22:	421e      	tst	r6, r3
 8017a24:	bf18      	it	ne
 8017a26:	4617      	movne	r7, r2
 8017a28:	f047 0720 	orr.w	r7, r7, #32
 8017a2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017a2e:	601c      	str	r4, [r3, #0]
 8017a30:	9b04      	ldr	r3, [sp, #16]
 8017a32:	601d      	str	r5, [r3, #0]
 8017a34:	e695      	b.n	8017762 <__gethex+0x12a>
 8017a36:	4299      	cmp	r1, r3
 8017a38:	f843 cc04 	str.w	ip, [r3, #-4]
 8017a3c:	d8d8      	bhi.n	80179f0 <__gethex+0x3b8>
 8017a3e:	68a3      	ldr	r3, [r4, #8]
 8017a40:	459b      	cmp	fp, r3
 8017a42:	db19      	blt.n	8017a78 <__gethex+0x440>
 8017a44:	6861      	ldr	r1, [r4, #4]
 8017a46:	ee18 0a10 	vmov	r0, s16
 8017a4a:	3101      	adds	r1, #1
 8017a4c:	f000 f994 	bl	8017d78 <_Balloc>
 8017a50:	4681      	mov	r9, r0
 8017a52:	b918      	cbnz	r0, 8017a5c <__gethex+0x424>
 8017a54:	4b1a      	ldr	r3, [pc, #104]	; (8017ac0 <__gethex+0x488>)
 8017a56:	4602      	mov	r2, r0
 8017a58:	2184      	movs	r1, #132	; 0x84
 8017a5a:	e6a8      	b.n	80177ae <__gethex+0x176>
 8017a5c:	6922      	ldr	r2, [r4, #16]
 8017a5e:	3202      	adds	r2, #2
 8017a60:	f104 010c 	add.w	r1, r4, #12
 8017a64:	0092      	lsls	r2, r2, #2
 8017a66:	300c      	adds	r0, #12
 8017a68:	f000 f96c 	bl	8017d44 <memcpy>
 8017a6c:	4621      	mov	r1, r4
 8017a6e:	ee18 0a10 	vmov	r0, s16
 8017a72:	f000 f9c1 	bl	8017df8 <_Bfree>
 8017a76:	464c      	mov	r4, r9
 8017a78:	6923      	ldr	r3, [r4, #16]
 8017a7a:	1c5a      	adds	r2, r3, #1
 8017a7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017a80:	6122      	str	r2, [r4, #16]
 8017a82:	2201      	movs	r2, #1
 8017a84:	615a      	str	r2, [r3, #20]
 8017a86:	e7bb      	b.n	8017a00 <__gethex+0x3c8>
 8017a88:	6922      	ldr	r2, [r4, #16]
 8017a8a:	455a      	cmp	r2, fp
 8017a8c:	dd0b      	ble.n	8017aa6 <__gethex+0x46e>
 8017a8e:	2101      	movs	r1, #1
 8017a90:	4620      	mov	r0, r4
 8017a92:	f7ff fd6a 	bl	801756a <rshift>
 8017a96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017a9a:	3501      	adds	r5, #1
 8017a9c:	42ab      	cmp	r3, r5
 8017a9e:	f6ff aed0 	blt.w	8017842 <__gethex+0x20a>
 8017aa2:	2701      	movs	r7, #1
 8017aa4:	e7c0      	b.n	8017a28 <__gethex+0x3f0>
 8017aa6:	f016 061f 	ands.w	r6, r6, #31
 8017aaa:	d0fa      	beq.n	8017aa2 <__gethex+0x46a>
 8017aac:	4453      	add	r3, sl
 8017aae:	f1c6 0620 	rsb	r6, r6, #32
 8017ab2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017ab6:	f000 fa51 	bl	8017f5c <__hi0bits>
 8017aba:	42b0      	cmp	r0, r6
 8017abc:	dbe7      	blt.n	8017a8e <__gethex+0x456>
 8017abe:	e7f0      	b.n	8017aa2 <__gethex+0x46a>
 8017ac0:	0802a910 	.word	0x0802a910

08017ac4 <L_shift>:
 8017ac4:	f1c2 0208 	rsb	r2, r2, #8
 8017ac8:	0092      	lsls	r2, r2, #2
 8017aca:	b570      	push	{r4, r5, r6, lr}
 8017acc:	f1c2 0620 	rsb	r6, r2, #32
 8017ad0:	6843      	ldr	r3, [r0, #4]
 8017ad2:	6804      	ldr	r4, [r0, #0]
 8017ad4:	fa03 f506 	lsl.w	r5, r3, r6
 8017ad8:	432c      	orrs	r4, r5
 8017ada:	40d3      	lsrs	r3, r2
 8017adc:	6004      	str	r4, [r0, #0]
 8017ade:	f840 3f04 	str.w	r3, [r0, #4]!
 8017ae2:	4288      	cmp	r0, r1
 8017ae4:	d3f4      	bcc.n	8017ad0 <L_shift+0xc>
 8017ae6:	bd70      	pop	{r4, r5, r6, pc}

08017ae8 <__match>:
 8017ae8:	b530      	push	{r4, r5, lr}
 8017aea:	6803      	ldr	r3, [r0, #0]
 8017aec:	3301      	adds	r3, #1
 8017aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017af2:	b914      	cbnz	r4, 8017afa <__match+0x12>
 8017af4:	6003      	str	r3, [r0, #0]
 8017af6:	2001      	movs	r0, #1
 8017af8:	bd30      	pop	{r4, r5, pc}
 8017afa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017afe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017b02:	2d19      	cmp	r5, #25
 8017b04:	bf98      	it	ls
 8017b06:	3220      	addls	r2, #32
 8017b08:	42a2      	cmp	r2, r4
 8017b0a:	d0f0      	beq.n	8017aee <__match+0x6>
 8017b0c:	2000      	movs	r0, #0
 8017b0e:	e7f3      	b.n	8017af8 <__match+0x10>

08017b10 <__hexnan>:
 8017b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b14:	680b      	ldr	r3, [r1, #0]
 8017b16:	115e      	asrs	r6, r3, #5
 8017b18:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017b1c:	f013 031f 	ands.w	r3, r3, #31
 8017b20:	b087      	sub	sp, #28
 8017b22:	bf18      	it	ne
 8017b24:	3604      	addne	r6, #4
 8017b26:	2500      	movs	r5, #0
 8017b28:	1f37      	subs	r7, r6, #4
 8017b2a:	4690      	mov	r8, r2
 8017b2c:	6802      	ldr	r2, [r0, #0]
 8017b2e:	9301      	str	r3, [sp, #4]
 8017b30:	4682      	mov	sl, r0
 8017b32:	f846 5c04 	str.w	r5, [r6, #-4]
 8017b36:	46b9      	mov	r9, r7
 8017b38:	463c      	mov	r4, r7
 8017b3a:	9502      	str	r5, [sp, #8]
 8017b3c:	46ab      	mov	fp, r5
 8017b3e:	7851      	ldrb	r1, [r2, #1]
 8017b40:	1c53      	adds	r3, r2, #1
 8017b42:	9303      	str	r3, [sp, #12]
 8017b44:	b341      	cbz	r1, 8017b98 <__hexnan+0x88>
 8017b46:	4608      	mov	r0, r1
 8017b48:	9205      	str	r2, [sp, #20]
 8017b4a:	9104      	str	r1, [sp, #16]
 8017b4c:	f7ff fd5f 	bl	801760e <__hexdig_fun>
 8017b50:	2800      	cmp	r0, #0
 8017b52:	d14f      	bne.n	8017bf4 <__hexnan+0xe4>
 8017b54:	9904      	ldr	r1, [sp, #16]
 8017b56:	9a05      	ldr	r2, [sp, #20]
 8017b58:	2920      	cmp	r1, #32
 8017b5a:	d818      	bhi.n	8017b8e <__hexnan+0x7e>
 8017b5c:	9b02      	ldr	r3, [sp, #8]
 8017b5e:	459b      	cmp	fp, r3
 8017b60:	dd13      	ble.n	8017b8a <__hexnan+0x7a>
 8017b62:	454c      	cmp	r4, r9
 8017b64:	d206      	bcs.n	8017b74 <__hexnan+0x64>
 8017b66:	2d07      	cmp	r5, #7
 8017b68:	dc04      	bgt.n	8017b74 <__hexnan+0x64>
 8017b6a:	462a      	mov	r2, r5
 8017b6c:	4649      	mov	r1, r9
 8017b6e:	4620      	mov	r0, r4
 8017b70:	f7ff ffa8 	bl	8017ac4 <L_shift>
 8017b74:	4544      	cmp	r4, r8
 8017b76:	d950      	bls.n	8017c1a <__hexnan+0x10a>
 8017b78:	2300      	movs	r3, #0
 8017b7a:	f1a4 0904 	sub.w	r9, r4, #4
 8017b7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8017b82:	f8cd b008 	str.w	fp, [sp, #8]
 8017b86:	464c      	mov	r4, r9
 8017b88:	461d      	mov	r5, r3
 8017b8a:	9a03      	ldr	r2, [sp, #12]
 8017b8c:	e7d7      	b.n	8017b3e <__hexnan+0x2e>
 8017b8e:	2929      	cmp	r1, #41	; 0x29
 8017b90:	d156      	bne.n	8017c40 <__hexnan+0x130>
 8017b92:	3202      	adds	r2, #2
 8017b94:	f8ca 2000 	str.w	r2, [sl]
 8017b98:	f1bb 0f00 	cmp.w	fp, #0
 8017b9c:	d050      	beq.n	8017c40 <__hexnan+0x130>
 8017b9e:	454c      	cmp	r4, r9
 8017ba0:	d206      	bcs.n	8017bb0 <__hexnan+0xa0>
 8017ba2:	2d07      	cmp	r5, #7
 8017ba4:	dc04      	bgt.n	8017bb0 <__hexnan+0xa0>
 8017ba6:	462a      	mov	r2, r5
 8017ba8:	4649      	mov	r1, r9
 8017baa:	4620      	mov	r0, r4
 8017bac:	f7ff ff8a 	bl	8017ac4 <L_shift>
 8017bb0:	4544      	cmp	r4, r8
 8017bb2:	d934      	bls.n	8017c1e <__hexnan+0x10e>
 8017bb4:	f1a8 0204 	sub.w	r2, r8, #4
 8017bb8:	4623      	mov	r3, r4
 8017bba:	f853 1b04 	ldr.w	r1, [r3], #4
 8017bbe:	f842 1f04 	str.w	r1, [r2, #4]!
 8017bc2:	429f      	cmp	r7, r3
 8017bc4:	d2f9      	bcs.n	8017bba <__hexnan+0xaa>
 8017bc6:	1b3b      	subs	r3, r7, r4
 8017bc8:	f023 0303 	bic.w	r3, r3, #3
 8017bcc:	3304      	adds	r3, #4
 8017bce:	3401      	adds	r4, #1
 8017bd0:	3e03      	subs	r6, #3
 8017bd2:	42b4      	cmp	r4, r6
 8017bd4:	bf88      	it	hi
 8017bd6:	2304      	movhi	r3, #4
 8017bd8:	4443      	add	r3, r8
 8017bda:	2200      	movs	r2, #0
 8017bdc:	f843 2b04 	str.w	r2, [r3], #4
 8017be0:	429f      	cmp	r7, r3
 8017be2:	d2fb      	bcs.n	8017bdc <__hexnan+0xcc>
 8017be4:	683b      	ldr	r3, [r7, #0]
 8017be6:	b91b      	cbnz	r3, 8017bf0 <__hexnan+0xe0>
 8017be8:	4547      	cmp	r7, r8
 8017bea:	d127      	bne.n	8017c3c <__hexnan+0x12c>
 8017bec:	2301      	movs	r3, #1
 8017bee:	603b      	str	r3, [r7, #0]
 8017bf0:	2005      	movs	r0, #5
 8017bf2:	e026      	b.n	8017c42 <__hexnan+0x132>
 8017bf4:	3501      	adds	r5, #1
 8017bf6:	2d08      	cmp	r5, #8
 8017bf8:	f10b 0b01 	add.w	fp, fp, #1
 8017bfc:	dd06      	ble.n	8017c0c <__hexnan+0xfc>
 8017bfe:	4544      	cmp	r4, r8
 8017c00:	d9c3      	bls.n	8017b8a <__hexnan+0x7a>
 8017c02:	2300      	movs	r3, #0
 8017c04:	f844 3c04 	str.w	r3, [r4, #-4]
 8017c08:	2501      	movs	r5, #1
 8017c0a:	3c04      	subs	r4, #4
 8017c0c:	6822      	ldr	r2, [r4, #0]
 8017c0e:	f000 000f 	and.w	r0, r0, #15
 8017c12:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8017c16:	6022      	str	r2, [r4, #0]
 8017c18:	e7b7      	b.n	8017b8a <__hexnan+0x7a>
 8017c1a:	2508      	movs	r5, #8
 8017c1c:	e7b5      	b.n	8017b8a <__hexnan+0x7a>
 8017c1e:	9b01      	ldr	r3, [sp, #4]
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d0df      	beq.n	8017be4 <__hexnan+0xd4>
 8017c24:	f04f 32ff 	mov.w	r2, #4294967295
 8017c28:	f1c3 0320 	rsb	r3, r3, #32
 8017c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8017c30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8017c34:	401a      	ands	r2, r3
 8017c36:	f846 2c04 	str.w	r2, [r6, #-4]
 8017c3a:	e7d3      	b.n	8017be4 <__hexnan+0xd4>
 8017c3c:	3f04      	subs	r7, #4
 8017c3e:	e7d1      	b.n	8017be4 <__hexnan+0xd4>
 8017c40:	2004      	movs	r0, #4
 8017c42:	b007      	add	sp, #28
 8017c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017c48 <_localeconv_r>:
 8017c48:	4800      	ldr	r0, [pc, #0]	; (8017c4c <_localeconv_r+0x4>)
 8017c4a:	4770      	bx	lr
 8017c4c:	200002ec 	.word	0x200002ec

08017c50 <__retarget_lock_init_recursive>:
 8017c50:	4770      	bx	lr

08017c52 <__retarget_lock_acquire_recursive>:
 8017c52:	4770      	bx	lr

08017c54 <__retarget_lock_release_recursive>:
 8017c54:	4770      	bx	lr

08017c56 <__swhatbuf_r>:
 8017c56:	b570      	push	{r4, r5, r6, lr}
 8017c58:	460e      	mov	r6, r1
 8017c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c5e:	2900      	cmp	r1, #0
 8017c60:	b096      	sub	sp, #88	; 0x58
 8017c62:	4614      	mov	r4, r2
 8017c64:	461d      	mov	r5, r3
 8017c66:	da08      	bge.n	8017c7a <__swhatbuf_r+0x24>
 8017c68:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8017c6c:	2200      	movs	r2, #0
 8017c6e:	602a      	str	r2, [r5, #0]
 8017c70:	061a      	lsls	r2, r3, #24
 8017c72:	d410      	bmi.n	8017c96 <__swhatbuf_r+0x40>
 8017c74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017c78:	e00e      	b.n	8017c98 <__swhatbuf_r+0x42>
 8017c7a:	466a      	mov	r2, sp
 8017c7c:	f001 f988 	bl	8018f90 <_fstat_r>
 8017c80:	2800      	cmp	r0, #0
 8017c82:	dbf1      	blt.n	8017c68 <__swhatbuf_r+0x12>
 8017c84:	9a01      	ldr	r2, [sp, #4]
 8017c86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017c8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017c8e:	425a      	negs	r2, r3
 8017c90:	415a      	adcs	r2, r3
 8017c92:	602a      	str	r2, [r5, #0]
 8017c94:	e7ee      	b.n	8017c74 <__swhatbuf_r+0x1e>
 8017c96:	2340      	movs	r3, #64	; 0x40
 8017c98:	2000      	movs	r0, #0
 8017c9a:	6023      	str	r3, [r4, #0]
 8017c9c:	b016      	add	sp, #88	; 0x58
 8017c9e:	bd70      	pop	{r4, r5, r6, pc}

08017ca0 <__smakebuf_r>:
 8017ca0:	898b      	ldrh	r3, [r1, #12]
 8017ca2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017ca4:	079d      	lsls	r5, r3, #30
 8017ca6:	4606      	mov	r6, r0
 8017ca8:	460c      	mov	r4, r1
 8017caa:	d507      	bpl.n	8017cbc <__smakebuf_r+0x1c>
 8017cac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017cb0:	6023      	str	r3, [r4, #0]
 8017cb2:	6123      	str	r3, [r4, #16]
 8017cb4:	2301      	movs	r3, #1
 8017cb6:	6163      	str	r3, [r4, #20]
 8017cb8:	b002      	add	sp, #8
 8017cba:	bd70      	pop	{r4, r5, r6, pc}
 8017cbc:	ab01      	add	r3, sp, #4
 8017cbe:	466a      	mov	r2, sp
 8017cc0:	f7ff ffc9 	bl	8017c56 <__swhatbuf_r>
 8017cc4:	9900      	ldr	r1, [sp, #0]
 8017cc6:	4605      	mov	r5, r0
 8017cc8:	4630      	mov	r0, r6
 8017cca:	f7fc fd87 	bl	80147dc <_malloc_r>
 8017cce:	b948      	cbnz	r0, 8017ce4 <__smakebuf_r+0x44>
 8017cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017cd4:	059a      	lsls	r2, r3, #22
 8017cd6:	d4ef      	bmi.n	8017cb8 <__smakebuf_r+0x18>
 8017cd8:	f023 0303 	bic.w	r3, r3, #3
 8017cdc:	f043 0302 	orr.w	r3, r3, #2
 8017ce0:	81a3      	strh	r3, [r4, #12]
 8017ce2:	e7e3      	b.n	8017cac <__smakebuf_r+0xc>
 8017ce4:	4b0d      	ldr	r3, [pc, #52]	; (8017d1c <__smakebuf_r+0x7c>)
 8017ce6:	62b3      	str	r3, [r6, #40]	; 0x28
 8017ce8:	89a3      	ldrh	r3, [r4, #12]
 8017cea:	6020      	str	r0, [r4, #0]
 8017cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cf0:	81a3      	strh	r3, [r4, #12]
 8017cf2:	9b00      	ldr	r3, [sp, #0]
 8017cf4:	6163      	str	r3, [r4, #20]
 8017cf6:	9b01      	ldr	r3, [sp, #4]
 8017cf8:	6120      	str	r0, [r4, #16]
 8017cfa:	b15b      	cbz	r3, 8017d14 <__smakebuf_r+0x74>
 8017cfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017d00:	4630      	mov	r0, r6
 8017d02:	f001 f957 	bl	8018fb4 <_isatty_r>
 8017d06:	b128      	cbz	r0, 8017d14 <__smakebuf_r+0x74>
 8017d08:	89a3      	ldrh	r3, [r4, #12]
 8017d0a:	f023 0303 	bic.w	r3, r3, #3
 8017d0e:	f043 0301 	orr.w	r3, r3, #1
 8017d12:	81a3      	strh	r3, [r4, #12]
 8017d14:	89a0      	ldrh	r0, [r4, #12]
 8017d16:	4305      	orrs	r5, r0
 8017d18:	81a5      	strh	r5, [r4, #12]
 8017d1a:	e7cd      	b.n	8017cb8 <__smakebuf_r+0x18>
 8017d1c:	080173c9 	.word	0x080173c9

08017d20 <__ascii_mbtowc>:
 8017d20:	b082      	sub	sp, #8
 8017d22:	b901      	cbnz	r1, 8017d26 <__ascii_mbtowc+0x6>
 8017d24:	a901      	add	r1, sp, #4
 8017d26:	b142      	cbz	r2, 8017d3a <__ascii_mbtowc+0x1a>
 8017d28:	b14b      	cbz	r3, 8017d3e <__ascii_mbtowc+0x1e>
 8017d2a:	7813      	ldrb	r3, [r2, #0]
 8017d2c:	600b      	str	r3, [r1, #0]
 8017d2e:	7812      	ldrb	r2, [r2, #0]
 8017d30:	1e10      	subs	r0, r2, #0
 8017d32:	bf18      	it	ne
 8017d34:	2001      	movne	r0, #1
 8017d36:	b002      	add	sp, #8
 8017d38:	4770      	bx	lr
 8017d3a:	4610      	mov	r0, r2
 8017d3c:	e7fb      	b.n	8017d36 <__ascii_mbtowc+0x16>
 8017d3e:	f06f 0001 	mvn.w	r0, #1
 8017d42:	e7f8      	b.n	8017d36 <__ascii_mbtowc+0x16>

08017d44 <memcpy>:
 8017d44:	440a      	add	r2, r1
 8017d46:	4291      	cmp	r1, r2
 8017d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8017d4c:	d100      	bne.n	8017d50 <memcpy+0xc>
 8017d4e:	4770      	bx	lr
 8017d50:	b510      	push	{r4, lr}
 8017d52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017d56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017d5a:	4291      	cmp	r1, r2
 8017d5c:	d1f9      	bne.n	8017d52 <memcpy+0xe>
 8017d5e:	bd10      	pop	{r4, pc}

08017d60 <__malloc_lock>:
 8017d60:	4801      	ldr	r0, [pc, #4]	; (8017d68 <__malloc_lock+0x8>)
 8017d62:	f7ff bf76 	b.w	8017c52 <__retarget_lock_acquire_recursive>
 8017d66:	bf00      	nop
 8017d68:	20002a80 	.word	0x20002a80

08017d6c <__malloc_unlock>:
 8017d6c:	4801      	ldr	r0, [pc, #4]	; (8017d74 <__malloc_unlock+0x8>)
 8017d6e:	f7ff bf71 	b.w	8017c54 <__retarget_lock_release_recursive>
 8017d72:	bf00      	nop
 8017d74:	20002a80 	.word	0x20002a80

08017d78 <_Balloc>:
 8017d78:	b570      	push	{r4, r5, r6, lr}
 8017d7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017d7c:	4604      	mov	r4, r0
 8017d7e:	460d      	mov	r5, r1
 8017d80:	b976      	cbnz	r6, 8017da0 <_Balloc+0x28>
 8017d82:	2010      	movs	r0, #16
 8017d84:	f7fc fca6 	bl	80146d4 <malloc>
 8017d88:	4602      	mov	r2, r0
 8017d8a:	6260      	str	r0, [r4, #36]	; 0x24
 8017d8c:	b920      	cbnz	r0, 8017d98 <_Balloc+0x20>
 8017d8e:	4b18      	ldr	r3, [pc, #96]	; (8017df0 <_Balloc+0x78>)
 8017d90:	4818      	ldr	r0, [pc, #96]	; (8017df4 <_Balloc+0x7c>)
 8017d92:	2166      	movs	r1, #102	; 0x66
 8017d94:	f001 f8bc 	bl	8018f10 <__assert_func>
 8017d98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017d9c:	6006      	str	r6, [r0, #0]
 8017d9e:	60c6      	str	r6, [r0, #12]
 8017da0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017da2:	68f3      	ldr	r3, [r6, #12]
 8017da4:	b183      	cbz	r3, 8017dc8 <_Balloc+0x50>
 8017da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017da8:	68db      	ldr	r3, [r3, #12]
 8017daa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017dae:	b9b8      	cbnz	r0, 8017de0 <_Balloc+0x68>
 8017db0:	2101      	movs	r1, #1
 8017db2:	fa01 f605 	lsl.w	r6, r1, r5
 8017db6:	1d72      	adds	r2, r6, #5
 8017db8:	0092      	lsls	r2, r2, #2
 8017dba:	4620      	mov	r0, r4
 8017dbc:	f000 fc9d 	bl	80186fa <_calloc_r>
 8017dc0:	b160      	cbz	r0, 8017ddc <_Balloc+0x64>
 8017dc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017dc6:	e00e      	b.n	8017de6 <_Balloc+0x6e>
 8017dc8:	2221      	movs	r2, #33	; 0x21
 8017dca:	2104      	movs	r1, #4
 8017dcc:	4620      	mov	r0, r4
 8017dce:	f000 fc94 	bl	80186fa <_calloc_r>
 8017dd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017dd4:	60f0      	str	r0, [r6, #12]
 8017dd6:	68db      	ldr	r3, [r3, #12]
 8017dd8:	2b00      	cmp	r3, #0
 8017dda:	d1e4      	bne.n	8017da6 <_Balloc+0x2e>
 8017ddc:	2000      	movs	r0, #0
 8017dde:	bd70      	pop	{r4, r5, r6, pc}
 8017de0:	6802      	ldr	r2, [r0, #0]
 8017de2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017de6:	2300      	movs	r3, #0
 8017de8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017dec:	e7f7      	b.n	8017dde <_Balloc+0x66>
 8017dee:	bf00      	nop
 8017df0:	0802a89e 	.word	0x0802a89e
 8017df4:	0802aa00 	.word	0x0802aa00

08017df8 <_Bfree>:
 8017df8:	b570      	push	{r4, r5, r6, lr}
 8017dfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8017dfc:	4605      	mov	r5, r0
 8017dfe:	460c      	mov	r4, r1
 8017e00:	b976      	cbnz	r6, 8017e20 <_Bfree+0x28>
 8017e02:	2010      	movs	r0, #16
 8017e04:	f7fc fc66 	bl	80146d4 <malloc>
 8017e08:	4602      	mov	r2, r0
 8017e0a:	6268      	str	r0, [r5, #36]	; 0x24
 8017e0c:	b920      	cbnz	r0, 8017e18 <_Bfree+0x20>
 8017e0e:	4b09      	ldr	r3, [pc, #36]	; (8017e34 <_Bfree+0x3c>)
 8017e10:	4809      	ldr	r0, [pc, #36]	; (8017e38 <_Bfree+0x40>)
 8017e12:	218a      	movs	r1, #138	; 0x8a
 8017e14:	f001 f87c 	bl	8018f10 <__assert_func>
 8017e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017e1c:	6006      	str	r6, [r0, #0]
 8017e1e:	60c6      	str	r6, [r0, #12]
 8017e20:	b13c      	cbz	r4, 8017e32 <_Bfree+0x3a>
 8017e22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8017e24:	6862      	ldr	r2, [r4, #4]
 8017e26:	68db      	ldr	r3, [r3, #12]
 8017e28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017e2c:	6021      	str	r1, [r4, #0]
 8017e2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017e32:	bd70      	pop	{r4, r5, r6, pc}
 8017e34:	0802a89e 	.word	0x0802a89e
 8017e38:	0802aa00 	.word	0x0802aa00

08017e3c <__multadd>:
 8017e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e40:	690d      	ldr	r5, [r1, #16]
 8017e42:	4607      	mov	r7, r0
 8017e44:	460c      	mov	r4, r1
 8017e46:	461e      	mov	r6, r3
 8017e48:	f101 0c14 	add.w	ip, r1, #20
 8017e4c:	2000      	movs	r0, #0
 8017e4e:	f8dc 3000 	ldr.w	r3, [ip]
 8017e52:	b299      	uxth	r1, r3
 8017e54:	fb02 6101 	mla	r1, r2, r1, r6
 8017e58:	0c1e      	lsrs	r6, r3, #16
 8017e5a:	0c0b      	lsrs	r3, r1, #16
 8017e5c:	fb02 3306 	mla	r3, r2, r6, r3
 8017e60:	b289      	uxth	r1, r1
 8017e62:	3001      	adds	r0, #1
 8017e64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017e68:	4285      	cmp	r5, r0
 8017e6a:	f84c 1b04 	str.w	r1, [ip], #4
 8017e6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017e72:	dcec      	bgt.n	8017e4e <__multadd+0x12>
 8017e74:	b30e      	cbz	r6, 8017eba <__multadd+0x7e>
 8017e76:	68a3      	ldr	r3, [r4, #8]
 8017e78:	42ab      	cmp	r3, r5
 8017e7a:	dc19      	bgt.n	8017eb0 <__multadd+0x74>
 8017e7c:	6861      	ldr	r1, [r4, #4]
 8017e7e:	4638      	mov	r0, r7
 8017e80:	3101      	adds	r1, #1
 8017e82:	f7ff ff79 	bl	8017d78 <_Balloc>
 8017e86:	4680      	mov	r8, r0
 8017e88:	b928      	cbnz	r0, 8017e96 <__multadd+0x5a>
 8017e8a:	4602      	mov	r2, r0
 8017e8c:	4b0c      	ldr	r3, [pc, #48]	; (8017ec0 <__multadd+0x84>)
 8017e8e:	480d      	ldr	r0, [pc, #52]	; (8017ec4 <__multadd+0x88>)
 8017e90:	21b5      	movs	r1, #181	; 0xb5
 8017e92:	f001 f83d 	bl	8018f10 <__assert_func>
 8017e96:	6922      	ldr	r2, [r4, #16]
 8017e98:	3202      	adds	r2, #2
 8017e9a:	f104 010c 	add.w	r1, r4, #12
 8017e9e:	0092      	lsls	r2, r2, #2
 8017ea0:	300c      	adds	r0, #12
 8017ea2:	f7ff ff4f 	bl	8017d44 <memcpy>
 8017ea6:	4621      	mov	r1, r4
 8017ea8:	4638      	mov	r0, r7
 8017eaa:	f7ff ffa5 	bl	8017df8 <_Bfree>
 8017eae:	4644      	mov	r4, r8
 8017eb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017eb4:	3501      	adds	r5, #1
 8017eb6:	615e      	str	r6, [r3, #20]
 8017eb8:	6125      	str	r5, [r4, #16]
 8017eba:	4620      	mov	r0, r4
 8017ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ec0:	0802a910 	.word	0x0802a910
 8017ec4:	0802aa00 	.word	0x0802aa00

08017ec8 <__s2b>:
 8017ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ecc:	460c      	mov	r4, r1
 8017ece:	4615      	mov	r5, r2
 8017ed0:	461f      	mov	r7, r3
 8017ed2:	2209      	movs	r2, #9
 8017ed4:	3308      	adds	r3, #8
 8017ed6:	4606      	mov	r6, r0
 8017ed8:	fb93 f3f2 	sdiv	r3, r3, r2
 8017edc:	2100      	movs	r1, #0
 8017ede:	2201      	movs	r2, #1
 8017ee0:	429a      	cmp	r2, r3
 8017ee2:	db09      	blt.n	8017ef8 <__s2b+0x30>
 8017ee4:	4630      	mov	r0, r6
 8017ee6:	f7ff ff47 	bl	8017d78 <_Balloc>
 8017eea:	b940      	cbnz	r0, 8017efe <__s2b+0x36>
 8017eec:	4602      	mov	r2, r0
 8017eee:	4b19      	ldr	r3, [pc, #100]	; (8017f54 <__s2b+0x8c>)
 8017ef0:	4819      	ldr	r0, [pc, #100]	; (8017f58 <__s2b+0x90>)
 8017ef2:	21ce      	movs	r1, #206	; 0xce
 8017ef4:	f001 f80c 	bl	8018f10 <__assert_func>
 8017ef8:	0052      	lsls	r2, r2, #1
 8017efa:	3101      	adds	r1, #1
 8017efc:	e7f0      	b.n	8017ee0 <__s2b+0x18>
 8017efe:	9b08      	ldr	r3, [sp, #32]
 8017f00:	6143      	str	r3, [r0, #20]
 8017f02:	2d09      	cmp	r5, #9
 8017f04:	f04f 0301 	mov.w	r3, #1
 8017f08:	6103      	str	r3, [r0, #16]
 8017f0a:	dd16      	ble.n	8017f3a <__s2b+0x72>
 8017f0c:	f104 0909 	add.w	r9, r4, #9
 8017f10:	46c8      	mov	r8, r9
 8017f12:	442c      	add	r4, r5
 8017f14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8017f18:	4601      	mov	r1, r0
 8017f1a:	3b30      	subs	r3, #48	; 0x30
 8017f1c:	220a      	movs	r2, #10
 8017f1e:	4630      	mov	r0, r6
 8017f20:	f7ff ff8c 	bl	8017e3c <__multadd>
 8017f24:	45a0      	cmp	r8, r4
 8017f26:	d1f5      	bne.n	8017f14 <__s2b+0x4c>
 8017f28:	f1a5 0408 	sub.w	r4, r5, #8
 8017f2c:	444c      	add	r4, r9
 8017f2e:	1b2d      	subs	r5, r5, r4
 8017f30:	1963      	adds	r3, r4, r5
 8017f32:	42bb      	cmp	r3, r7
 8017f34:	db04      	blt.n	8017f40 <__s2b+0x78>
 8017f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017f3a:	340a      	adds	r4, #10
 8017f3c:	2509      	movs	r5, #9
 8017f3e:	e7f6      	b.n	8017f2e <__s2b+0x66>
 8017f40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8017f44:	4601      	mov	r1, r0
 8017f46:	3b30      	subs	r3, #48	; 0x30
 8017f48:	220a      	movs	r2, #10
 8017f4a:	4630      	mov	r0, r6
 8017f4c:	f7ff ff76 	bl	8017e3c <__multadd>
 8017f50:	e7ee      	b.n	8017f30 <__s2b+0x68>
 8017f52:	bf00      	nop
 8017f54:	0802a910 	.word	0x0802a910
 8017f58:	0802aa00 	.word	0x0802aa00

08017f5c <__hi0bits>:
 8017f5c:	0c03      	lsrs	r3, r0, #16
 8017f5e:	041b      	lsls	r3, r3, #16
 8017f60:	b9d3      	cbnz	r3, 8017f98 <__hi0bits+0x3c>
 8017f62:	0400      	lsls	r0, r0, #16
 8017f64:	2310      	movs	r3, #16
 8017f66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017f6a:	bf04      	itt	eq
 8017f6c:	0200      	lsleq	r0, r0, #8
 8017f6e:	3308      	addeq	r3, #8
 8017f70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8017f74:	bf04      	itt	eq
 8017f76:	0100      	lsleq	r0, r0, #4
 8017f78:	3304      	addeq	r3, #4
 8017f7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8017f7e:	bf04      	itt	eq
 8017f80:	0080      	lsleq	r0, r0, #2
 8017f82:	3302      	addeq	r3, #2
 8017f84:	2800      	cmp	r0, #0
 8017f86:	db05      	blt.n	8017f94 <__hi0bits+0x38>
 8017f88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8017f8c:	f103 0301 	add.w	r3, r3, #1
 8017f90:	bf08      	it	eq
 8017f92:	2320      	moveq	r3, #32
 8017f94:	4618      	mov	r0, r3
 8017f96:	4770      	bx	lr
 8017f98:	2300      	movs	r3, #0
 8017f9a:	e7e4      	b.n	8017f66 <__hi0bits+0xa>

08017f9c <__lo0bits>:
 8017f9c:	6803      	ldr	r3, [r0, #0]
 8017f9e:	f013 0207 	ands.w	r2, r3, #7
 8017fa2:	4601      	mov	r1, r0
 8017fa4:	d00b      	beq.n	8017fbe <__lo0bits+0x22>
 8017fa6:	07da      	lsls	r2, r3, #31
 8017fa8:	d423      	bmi.n	8017ff2 <__lo0bits+0x56>
 8017faa:	0798      	lsls	r0, r3, #30
 8017fac:	bf49      	itett	mi
 8017fae:	085b      	lsrmi	r3, r3, #1
 8017fb0:	089b      	lsrpl	r3, r3, #2
 8017fb2:	2001      	movmi	r0, #1
 8017fb4:	600b      	strmi	r3, [r1, #0]
 8017fb6:	bf5c      	itt	pl
 8017fb8:	600b      	strpl	r3, [r1, #0]
 8017fba:	2002      	movpl	r0, #2
 8017fbc:	4770      	bx	lr
 8017fbe:	b298      	uxth	r0, r3
 8017fc0:	b9a8      	cbnz	r0, 8017fee <__lo0bits+0x52>
 8017fc2:	0c1b      	lsrs	r3, r3, #16
 8017fc4:	2010      	movs	r0, #16
 8017fc6:	b2da      	uxtb	r2, r3
 8017fc8:	b90a      	cbnz	r2, 8017fce <__lo0bits+0x32>
 8017fca:	3008      	adds	r0, #8
 8017fcc:	0a1b      	lsrs	r3, r3, #8
 8017fce:	071a      	lsls	r2, r3, #28
 8017fd0:	bf04      	itt	eq
 8017fd2:	091b      	lsreq	r3, r3, #4
 8017fd4:	3004      	addeq	r0, #4
 8017fd6:	079a      	lsls	r2, r3, #30
 8017fd8:	bf04      	itt	eq
 8017fda:	089b      	lsreq	r3, r3, #2
 8017fdc:	3002      	addeq	r0, #2
 8017fde:	07da      	lsls	r2, r3, #31
 8017fe0:	d403      	bmi.n	8017fea <__lo0bits+0x4e>
 8017fe2:	085b      	lsrs	r3, r3, #1
 8017fe4:	f100 0001 	add.w	r0, r0, #1
 8017fe8:	d005      	beq.n	8017ff6 <__lo0bits+0x5a>
 8017fea:	600b      	str	r3, [r1, #0]
 8017fec:	4770      	bx	lr
 8017fee:	4610      	mov	r0, r2
 8017ff0:	e7e9      	b.n	8017fc6 <__lo0bits+0x2a>
 8017ff2:	2000      	movs	r0, #0
 8017ff4:	4770      	bx	lr
 8017ff6:	2020      	movs	r0, #32
 8017ff8:	4770      	bx	lr
	...

08017ffc <__i2b>:
 8017ffc:	b510      	push	{r4, lr}
 8017ffe:	460c      	mov	r4, r1
 8018000:	2101      	movs	r1, #1
 8018002:	f7ff feb9 	bl	8017d78 <_Balloc>
 8018006:	4602      	mov	r2, r0
 8018008:	b928      	cbnz	r0, 8018016 <__i2b+0x1a>
 801800a:	4b05      	ldr	r3, [pc, #20]	; (8018020 <__i2b+0x24>)
 801800c:	4805      	ldr	r0, [pc, #20]	; (8018024 <__i2b+0x28>)
 801800e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8018012:	f000 ff7d 	bl	8018f10 <__assert_func>
 8018016:	2301      	movs	r3, #1
 8018018:	6144      	str	r4, [r0, #20]
 801801a:	6103      	str	r3, [r0, #16]
 801801c:	bd10      	pop	{r4, pc}
 801801e:	bf00      	nop
 8018020:	0802a910 	.word	0x0802a910
 8018024:	0802aa00 	.word	0x0802aa00

08018028 <__multiply>:
 8018028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801802c:	4691      	mov	r9, r2
 801802e:	690a      	ldr	r2, [r1, #16]
 8018030:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018034:	429a      	cmp	r2, r3
 8018036:	bfb8      	it	lt
 8018038:	460b      	movlt	r3, r1
 801803a:	460c      	mov	r4, r1
 801803c:	bfbc      	itt	lt
 801803e:	464c      	movlt	r4, r9
 8018040:	4699      	movlt	r9, r3
 8018042:	6927      	ldr	r7, [r4, #16]
 8018044:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018048:	68a3      	ldr	r3, [r4, #8]
 801804a:	6861      	ldr	r1, [r4, #4]
 801804c:	eb07 060a 	add.w	r6, r7, sl
 8018050:	42b3      	cmp	r3, r6
 8018052:	b085      	sub	sp, #20
 8018054:	bfb8      	it	lt
 8018056:	3101      	addlt	r1, #1
 8018058:	f7ff fe8e 	bl	8017d78 <_Balloc>
 801805c:	b930      	cbnz	r0, 801806c <__multiply+0x44>
 801805e:	4602      	mov	r2, r0
 8018060:	4b44      	ldr	r3, [pc, #272]	; (8018174 <__multiply+0x14c>)
 8018062:	4845      	ldr	r0, [pc, #276]	; (8018178 <__multiply+0x150>)
 8018064:	f240 115d 	movw	r1, #349	; 0x15d
 8018068:	f000 ff52 	bl	8018f10 <__assert_func>
 801806c:	f100 0514 	add.w	r5, r0, #20
 8018070:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018074:	462b      	mov	r3, r5
 8018076:	2200      	movs	r2, #0
 8018078:	4543      	cmp	r3, r8
 801807a:	d321      	bcc.n	80180c0 <__multiply+0x98>
 801807c:	f104 0314 	add.w	r3, r4, #20
 8018080:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018084:	f109 0314 	add.w	r3, r9, #20
 8018088:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801808c:	9202      	str	r2, [sp, #8]
 801808e:	1b3a      	subs	r2, r7, r4
 8018090:	3a15      	subs	r2, #21
 8018092:	f022 0203 	bic.w	r2, r2, #3
 8018096:	3204      	adds	r2, #4
 8018098:	f104 0115 	add.w	r1, r4, #21
 801809c:	428f      	cmp	r7, r1
 801809e:	bf38      	it	cc
 80180a0:	2204      	movcc	r2, #4
 80180a2:	9201      	str	r2, [sp, #4]
 80180a4:	9a02      	ldr	r2, [sp, #8]
 80180a6:	9303      	str	r3, [sp, #12]
 80180a8:	429a      	cmp	r2, r3
 80180aa:	d80c      	bhi.n	80180c6 <__multiply+0x9e>
 80180ac:	2e00      	cmp	r6, #0
 80180ae:	dd03      	ble.n	80180b8 <__multiply+0x90>
 80180b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d05a      	beq.n	801816e <__multiply+0x146>
 80180b8:	6106      	str	r6, [r0, #16]
 80180ba:	b005      	add	sp, #20
 80180bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180c0:	f843 2b04 	str.w	r2, [r3], #4
 80180c4:	e7d8      	b.n	8018078 <__multiply+0x50>
 80180c6:	f8b3 a000 	ldrh.w	sl, [r3]
 80180ca:	f1ba 0f00 	cmp.w	sl, #0
 80180ce:	d024      	beq.n	801811a <__multiply+0xf2>
 80180d0:	f104 0e14 	add.w	lr, r4, #20
 80180d4:	46a9      	mov	r9, r5
 80180d6:	f04f 0c00 	mov.w	ip, #0
 80180da:	f85e 2b04 	ldr.w	r2, [lr], #4
 80180de:	f8d9 1000 	ldr.w	r1, [r9]
 80180e2:	fa1f fb82 	uxth.w	fp, r2
 80180e6:	b289      	uxth	r1, r1
 80180e8:	fb0a 110b 	mla	r1, sl, fp, r1
 80180ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80180f0:	f8d9 2000 	ldr.w	r2, [r9]
 80180f4:	4461      	add	r1, ip
 80180f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80180fa:	fb0a c20b 	mla	r2, sl, fp, ip
 80180fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018102:	b289      	uxth	r1, r1
 8018104:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018108:	4577      	cmp	r7, lr
 801810a:	f849 1b04 	str.w	r1, [r9], #4
 801810e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8018112:	d8e2      	bhi.n	80180da <__multiply+0xb2>
 8018114:	9a01      	ldr	r2, [sp, #4]
 8018116:	f845 c002 	str.w	ip, [r5, r2]
 801811a:	9a03      	ldr	r2, [sp, #12]
 801811c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8018120:	3304      	adds	r3, #4
 8018122:	f1b9 0f00 	cmp.w	r9, #0
 8018126:	d020      	beq.n	801816a <__multiply+0x142>
 8018128:	6829      	ldr	r1, [r5, #0]
 801812a:	f104 0c14 	add.w	ip, r4, #20
 801812e:	46ae      	mov	lr, r5
 8018130:	f04f 0a00 	mov.w	sl, #0
 8018134:	f8bc b000 	ldrh.w	fp, [ip]
 8018138:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801813c:	fb09 220b 	mla	r2, r9, fp, r2
 8018140:	4492      	add	sl, r2
 8018142:	b289      	uxth	r1, r1
 8018144:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8018148:	f84e 1b04 	str.w	r1, [lr], #4
 801814c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8018150:	f8be 1000 	ldrh.w	r1, [lr]
 8018154:	0c12      	lsrs	r2, r2, #16
 8018156:	fb09 1102 	mla	r1, r9, r2, r1
 801815a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801815e:	4567      	cmp	r7, ip
 8018160:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018164:	d8e6      	bhi.n	8018134 <__multiply+0x10c>
 8018166:	9a01      	ldr	r2, [sp, #4]
 8018168:	50a9      	str	r1, [r5, r2]
 801816a:	3504      	adds	r5, #4
 801816c:	e79a      	b.n	80180a4 <__multiply+0x7c>
 801816e:	3e01      	subs	r6, #1
 8018170:	e79c      	b.n	80180ac <__multiply+0x84>
 8018172:	bf00      	nop
 8018174:	0802a910 	.word	0x0802a910
 8018178:	0802aa00 	.word	0x0802aa00

0801817c <__pow5mult>:
 801817c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018180:	4615      	mov	r5, r2
 8018182:	f012 0203 	ands.w	r2, r2, #3
 8018186:	4606      	mov	r6, r0
 8018188:	460f      	mov	r7, r1
 801818a:	d007      	beq.n	801819c <__pow5mult+0x20>
 801818c:	4c25      	ldr	r4, [pc, #148]	; (8018224 <__pow5mult+0xa8>)
 801818e:	3a01      	subs	r2, #1
 8018190:	2300      	movs	r3, #0
 8018192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018196:	f7ff fe51 	bl	8017e3c <__multadd>
 801819a:	4607      	mov	r7, r0
 801819c:	10ad      	asrs	r5, r5, #2
 801819e:	d03d      	beq.n	801821c <__pow5mult+0xa0>
 80181a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80181a2:	b97c      	cbnz	r4, 80181c4 <__pow5mult+0x48>
 80181a4:	2010      	movs	r0, #16
 80181a6:	f7fc fa95 	bl	80146d4 <malloc>
 80181aa:	4602      	mov	r2, r0
 80181ac:	6270      	str	r0, [r6, #36]	; 0x24
 80181ae:	b928      	cbnz	r0, 80181bc <__pow5mult+0x40>
 80181b0:	4b1d      	ldr	r3, [pc, #116]	; (8018228 <__pow5mult+0xac>)
 80181b2:	481e      	ldr	r0, [pc, #120]	; (801822c <__pow5mult+0xb0>)
 80181b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80181b8:	f000 feaa 	bl	8018f10 <__assert_func>
 80181bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80181c0:	6004      	str	r4, [r0, #0]
 80181c2:	60c4      	str	r4, [r0, #12]
 80181c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80181c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80181cc:	b94c      	cbnz	r4, 80181e2 <__pow5mult+0x66>
 80181ce:	f240 2171 	movw	r1, #625	; 0x271
 80181d2:	4630      	mov	r0, r6
 80181d4:	f7ff ff12 	bl	8017ffc <__i2b>
 80181d8:	2300      	movs	r3, #0
 80181da:	f8c8 0008 	str.w	r0, [r8, #8]
 80181de:	4604      	mov	r4, r0
 80181e0:	6003      	str	r3, [r0, #0]
 80181e2:	f04f 0900 	mov.w	r9, #0
 80181e6:	07eb      	lsls	r3, r5, #31
 80181e8:	d50a      	bpl.n	8018200 <__pow5mult+0x84>
 80181ea:	4639      	mov	r1, r7
 80181ec:	4622      	mov	r2, r4
 80181ee:	4630      	mov	r0, r6
 80181f0:	f7ff ff1a 	bl	8018028 <__multiply>
 80181f4:	4639      	mov	r1, r7
 80181f6:	4680      	mov	r8, r0
 80181f8:	4630      	mov	r0, r6
 80181fa:	f7ff fdfd 	bl	8017df8 <_Bfree>
 80181fe:	4647      	mov	r7, r8
 8018200:	106d      	asrs	r5, r5, #1
 8018202:	d00b      	beq.n	801821c <__pow5mult+0xa0>
 8018204:	6820      	ldr	r0, [r4, #0]
 8018206:	b938      	cbnz	r0, 8018218 <__pow5mult+0x9c>
 8018208:	4622      	mov	r2, r4
 801820a:	4621      	mov	r1, r4
 801820c:	4630      	mov	r0, r6
 801820e:	f7ff ff0b 	bl	8018028 <__multiply>
 8018212:	6020      	str	r0, [r4, #0]
 8018214:	f8c0 9000 	str.w	r9, [r0]
 8018218:	4604      	mov	r4, r0
 801821a:	e7e4      	b.n	80181e6 <__pow5mult+0x6a>
 801821c:	4638      	mov	r0, r7
 801821e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018222:	bf00      	nop
 8018224:	0802ab50 	.word	0x0802ab50
 8018228:	0802a89e 	.word	0x0802a89e
 801822c:	0802aa00 	.word	0x0802aa00

08018230 <__lshift>:
 8018230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018234:	460c      	mov	r4, r1
 8018236:	6849      	ldr	r1, [r1, #4]
 8018238:	6923      	ldr	r3, [r4, #16]
 801823a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801823e:	68a3      	ldr	r3, [r4, #8]
 8018240:	4607      	mov	r7, r0
 8018242:	4691      	mov	r9, r2
 8018244:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018248:	f108 0601 	add.w	r6, r8, #1
 801824c:	42b3      	cmp	r3, r6
 801824e:	db0b      	blt.n	8018268 <__lshift+0x38>
 8018250:	4638      	mov	r0, r7
 8018252:	f7ff fd91 	bl	8017d78 <_Balloc>
 8018256:	4605      	mov	r5, r0
 8018258:	b948      	cbnz	r0, 801826e <__lshift+0x3e>
 801825a:	4602      	mov	r2, r0
 801825c:	4b2a      	ldr	r3, [pc, #168]	; (8018308 <__lshift+0xd8>)
 801825e:	482b      	ldr	r0, [pc, #172]	; (801830c <__lshift+0xdc>)
 8018260:	f240 11d9 	movw	r1, #473	; 0x1d9
 8018264:	f000 fe54 	bl	8018f10 <__assert_func>
 8018268:	3101      	adds	r1, #1
 801826a:	005b      	lsls	r3, r3, #1
 801826c:	e7ee      	b.n	801824c <__lshift+0x1c>
 801826e:	2300      	movs	r3, #0
 8018270:	f100 0114 	add.w	r1, r0, #20
 8018274:	f100 0210 	add.w	r2, r0, #16
 8018278:	4618      	mov	r0, r3
 801827a:	4553      	cmp	r3, sl
 801827c:	db37      	blt.n	80182ee <__lshift+0xbe>
 801827e:	6920      	ldr	r0, [r4, #16]
 8018280:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018284:	f104 0314 	add.w	r3, r4, #20
 8018288:	f019 091f 	ands.w	r9, r9, #31
 801828c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018290:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8018294:	d02f      	beq.n	80182f6 <__lshift+0xc6>
 8018296:	f1c9 0e20 	rsb	lr, r9, #32
 801829a:	468a      	mov	sl, r1
 801829c:	f04f 0c00 	mov.w	ip, #0
 80182a0:	681a      	ldr	r2, [r3, #0]
 80182a2:	fa02 f209 	lsl.w	r2, r2, r9
 80182a6:	ea42 020c 	orr.w	r2, r2, ip
 80182aa:	f84a 2b04 	str.w	r2, [sl], #4
 80182ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80182b2:	4298      	cmp	r0, r3
 80182b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80182b8:	d8f2      	bhi.n	80182a0 <__lshift+0x70>
 80182ba:	1b03      	subs	r3, r0, r4
 80182bc:	3b15      	subs	r3, #21
 80182be:	f023 0303 	bic.w	r3, r3, #3
 80182c2:	3304      	adds	r3, #4
 80182c4:	f104 0215 	add.w	r2, r4, #21
 80182c8:	4290      	cmp	r0, r2
 80182ca:	bf38      	it	cc
 80182cc:	2304      	movcc	r3, #4
 80182ce:	f841 c003 	str.w	ip, [r1, r3]
 80182d2:	f1bc 0f00 	cmp.w	ip, #0
 80182d6:	d001      	beq.n	80182dc <__lshift+0xac>
 80182d8:	f108 0602 	add.w	r6, r8, #2
 80182dc:	3e01      	subs	r6, #1
 80182de:	4638      	mov	r0, r7
 80182e0:	612e      	str	r6, [r5, #16]
 80182e2:	4621      	mov	r1, r4
 80182e4:	f7ff fd88 	bl	8017df8 <_Bfree>
 80182e8:	4628      	mov	r0, r5
 80182ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80182f2:	3301      	adds	r3, #1
 80182f4:	e7c1      	b.n	801827a <__lshift+0x4a>
 80182f6:	3904      	subs	r1, #4
 80182f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80182fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8018300:	4298      	cmp	r0, r3
 8018302:	d8f9      	bhi.n	80182f8 <__lshift+0xc8>
 8018304:	e7ea      	b.n	80182dc <__lshift+0xac>
 8018306:	bf00      	nop
 8018308:	0802a910 	.word	0x0802a910
 801830c:	0802aa00 	.word	0x0802aa00

08018310 <__mcmp>:
 8018310:	b530      	push	{r4, r5, lr}
 8018312:	6902      	ldr	r2, [r0, #16]
 8018314:	690c      	ldr	r4, [r1, #16]
 8018316:	1b12      	subs	r2, r2, r4
 8018318:	d10e      	bne.n	8018338 <__mcmp+0x28>
 801831a:	f100 0314 	add.w	r3, r0, #20
 801831e:	3114      	adds	r1, #20
 8018320:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8018324:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8018328:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801832c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8018330:	42a5      	cmp	r5, r4
 8018332:	d003      	beq.n	801833c <__mcmp+0x2c>
 8018334:	d305      	bcc.n	8018342 <__mcmp+0x32>
 8018336:	2201      	movs	r2, #1
 8018338:	4610      	mov	r0, r2
 801833a:	bd30      	pop	{r4, r5, pc}
 801833c:	4283      	cmp	r3, r0
 801833e:	d3f3      	bcc.n	8018328 <__mcmp+0x18>
 8018340:	e7fa      	b.n	8018338 <__mcmp+0x28>
 8018342:	f04f 32ff 	mov.w	r2, #4294967295
 8018346:	e7f7      	b.n	8018338 <__mcmp+0x28>

08018348 <__mdiff>:
 8018348:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801834c:	460c      	mov	r4, r1
 801834e:	4606      	mov	r6, r0
 8018350:	4611      	mov	r1, r2
 8018352:	4620      	mov	r0, r4
 8018354:	4690      	mov	r8, r2
 8018356:	f7ff ffdb 	bl	8018310 <__mcmp>
 801835a:	1e05      	subs	r5, r0, #0
 801835c:	d110      	bne.n	8018380 <__mdiff+0x38>
 801835e:	4629      	mov	r1, r5
 8018360:	4630      	mov	r0, r6
 8018362:	f7ff fd09 	bl	8017d78 <_Balloc>
 8018366:	b930      	cbnz	r0, 8018376 <__mdiff+0x2e>
 8018368:	4b3a      	ldr	r3, [pc, #232]	; (8018454 <__mdiff+0x10c>)
 801836a:	4602      	mov	r2, r0
 801836c:	f240 2132 	movw	r1, #562	; 0x232
 8018370:	4839      	ldr	r0, [pc, #228]	; (8018458 <__mdiff+0x110>)
 8018372:	f000 fdcd 	bl	8018f10 <__assert_func>
 8018376:	2301      	movs	r3, #1
 8018378:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801837c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018380:	bfa4      	itt	ge
 8018382:	4643      	movge	r3, r8
 8018384:	46a0      	movge	r8, r4
 8018386:	4630      	mov	r0, r6
 8018388:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801838c:	bfa6      	itte	ge
 801838e:	461c      	movge	r4, r3
 8018390:	2500      	movge	r5, #0
 8018392:	2501      	movlt	r5, #1
 8018394:	f7ff fcf0 	bl	8017d78 <_Balloc>
 8018398:	b920      	cbnz	r0, 80183a4 <__mdiff+0x5c>
 801839a:	4b2e      	ldr	r3, [pc, #184]	; (8018454 <__mdiff+0x10c>)
 801839c:	4602      	mov	r2, r0
 801839e:	f44f 7110 	mov.w	r1, #576	; 0x240
 80183a2:	e7e5      	b.n	8018370 <__mdiff+0x28>
 80183a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80183a8:	6926      	ldr	r6, [r4, #16]
 80183aa:	60c5      	str	r5, [r0, #12]
 80183ac:	f104 0914 	add.w	r9, r4, #20
 80183b0:	f108 0514 	add.w	r5, r8, #20
 80183b4:	f100 0e14 	add.w	lr, r0, #20
 80183b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80183bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80183c0:	f108 0210 	add.w	r2, r8, #16
 80183c4:	46f2      	mov	sl, lr
 80183c6:	2100      	movs	r1, #0
 80183c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80183cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80183d0:	fa1f f883 	uxth.w	r8, r3
 80183d4:	fa11 f18b 	uxtah	r1, r1, fp
 80183d8:	0c1b      	lsrs	r3, r3, #16
 80183da:	eba1 0808 	sub.w	r8, r1, r8
 80183de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80183e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80183e6:	fa1f f888 	uxth.w	r8, r8
 80183ea:	1419      	asrs	r1, r3, #16
 80183ec:	454e      	cmp	r6, r9
 80183ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80183f2:	f84a 3b04 	str.w	r3, [sl], #4
 80183f6:	d8e7      	bhi.n	80183c8 <__mdiff+0x80>
 80183f8:	1b33      	subs	r3, r6, r4
 80183fa:	3b15      	subs	r3, #21
 80183fc:	f023 0303 	bic.w	r3, r3, #3
 8018400:	3304      	adds	r3, #4
 8018402:	3415      	adds	r4, #21
 8018404:	42a6      	cmp	r6, r4
 8018406:	bf38      	it	cc
 8018408:	2304      	movcc	r3, #4
 801840a:	441d      	add	r5, r3
 801840c:	4473      	add	r3, lr
 801840e:	469e      	mov	lr, r3
 8018410:	462e      	mov	r6, r5
 8018412:	4566      	cmp	r6, ip
 8018414:	d30e      	bcc.n	8018434 <__mdiff+0xec>
 8018416:	f10c 0203 	add.w	r2, ip, #3
 801841a:	1b52      	subs	r2, r2, r5
 801841c:	f022 0203 	bic.w	r2, r2, #3
 8018420:	3d03      	subs	r5, #3
 8018422:	45ac      	cmp	ip, r5
 8018424:	bf38      	it	cc
 8018426:	2200      	movcc	r2, #0
 8018428:	441a      	add	r2, r3
 801842a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801842e:	b17b      	cbz	r3, 8018450 <__mdiff+0x108>
 8018430:	6107      	str	r7, [r0, #16]
 8018432:	e7a3      	b.n	801837c <__mdiff+0x34>
 8018434:	f856 8b04 	ldr.w	r8, [r6], #4
 8018438:	fa11 f288 	uxtah	r2, r1, r8
 801843c:	1414      	asrs	r4, r2, #16
 801843e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8018442:	b292      	uxth	r2, r2
 8018444:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8018448:	f84e 2b04 	str.w	r2, [lr], #4
 801844c:	1421      	asrs	r1, r4, #16
 801844e:	e7e0      	b.n	8018412 <__mdiff+0xca>
 8018450:	3f01      	subs	r7, #1
 8018452:	e7ea      	b.n	801842a <__mdiff+0xe2>
 8018454:	0802a910 	.word	0x0802a910
 8018458:	0802aa00 	.word	0x0802aa00

0801845c <__ulp>:
 801845c:	b082      	sub	sp, #8
 801845e:	ed8d 0b00 	vstr	d0, [sp]
 8018462:	9b01      	ldr	r3, [sp, #4]
 8018464:	4912      	ldr	r1, [pc, #72]	; (80184b0 <__ulp+0x54>)
 8018466:	4019      	ands	r1, r3
 8018468:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801846c:	2900      	cmp	r1, #0
 801846e:	dd05      	ble.n	801847c <__ulp+0x20>
 8018470:	2200      	movs	r2, #0
 8018472:	460b      	mov	r3, r1
 8018474:	ec43 2b10 	vmov	d0, r2, r3
 8018478:	b002      	add	sp, #8
 801847a:	4770      	bx	lr
 801847c:	4249      	negs	r1, r1
 801847e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8018482:	ea4f 5021 	mov.w	r0, r1, asr #20
 8018486:	f04f 0200 	mov.w	r2, #0
 801848a:	f04f 0300 	mov.w	r3, #0
 801848e:	da04      	bge.n	801849a <__ulp+0x3e>
 8018490:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8018494:	fa41 f300 	asr.w	r3, r1, r0
 8018498:	e7ec      	b.n	8018474 <__ulp+0x18>
 801849a:	f1a0 0114 	sub.w	r1, r0, #20
 801849e:	291e      	cmp	r1, #30
 80184a0:	bfda      	itte	le
 80184a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80184a6:	fa20 f101 	lsrle.w	r1, r0, r1
 80184aa:	2101      	movgt	r1, #1
 80184ac:	460a      	mov	r2, r1
 80184ae:	e7e1      	b.n	8018474 <__ulp+0x18>
 80184b0:	7ff00000 	.word	0x7ff00000

080184b4 <__b2d>:
 80184b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184b6:	6905      	ldr	r5, [r0, #16]
 80184b8:	f100 0714 	add.w	r7, r0, #20
 80184bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80184c0:	1f2e      	subs	r6, r5, #4
 80184c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80184c6:	4620      	mov	r0, r4
 80184c8:	f7ff fd48 	bl	8017f5c <__hi0bits>
 80184cc:	f1c0 0320 	rsb	r3, r0, #32
 80184d0:	280a      	cmp	r0, #10
 80184d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8018550 <__b2d+0x9c>
 80184d6:	600b      	str	r3, [r1, #0]
 80184d8:	dc14      	bgt.n	8018504 <__b2d+0x50>
 80184da:	f1c0 0e0b 	rsb	lr, r0, #11
 80184de:	fa24 f10e 	lsr.w	r1, r4, lr
 80184e2:	42b7      	cmp	r7, r6
 80184e4:	ea41 030c 	orr.w	r3, r1, ip
 80184e8:	bf34      	ite	cc
 80184ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80184ee:	2100      	movcs	r1, #0
 80184f0:	3015      	adds	r0, #21
 80184f2:	fa04 f000 	lsl.w	r0, r4, r0
 80184f6:	fa21 f10e 	lsr.w	r1, r1, lr
 80184fa:	ea40 0201 	orr.w	r2, r0, r1
 80184fe:	ec43 2b10 	vmov	d0, r2, r3
 8018502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018504:	42b7      	cmp	r7, r6
 8018506:	bf3a      	itte	cc
 8018508:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801850c:	f1a5 0608 	subcc.w	r6, r5, #8
 8018510:	2100      	movcs	r1, #0
 8018512:	380b      	subs	r0, #11
 8018514:	d017      	beq.n	8018546 <__b2d+0x92>
 8018516:	f1c0 0c20 	rsb	ip, r0, #32
 801851a:	fa04 f500 	lsl.w	r5, r4, r0
 801851e:	42be      	cmp	r6, r7
 8018520:	fa21 f40c 	lsr.w	r4, r1, ip
 8018524:	ea45 0504 	orr.w	r5, r5, r4
 8018528:	bf8c      	ite	hi
 801852a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801852e:	2400      	movls	r4, #0
 8018530:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8018534:	fa01 f000 	lsl.w	r0, r1, r0
 8018538:	fa24 f40c 	lsr.w	r4, r4, ip
 801853c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8018540:	ea40 0204 	orr.w	r2, r0, r4
 8018544:	e7db      	b.n	80184fe <__b2d+0x4a>
 8018546:	ea44 030c 	orr.w	r3, r4, ip
 801854a:	460a      	mov	r2, r1
 801854c:	e7d7      	b.n	80184fe <__b2d+0x4a>
 801854e:	bf00      	nop
 8018550:	3ff00000 	.word	0x3ff00000

08018554 <__d2b>:
 8018554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018558:	4689      	mov	r9, r1
 801855a:	2101      	movs	r1, #1
 801855c:	ec57 6b10 	vmov	r6, r7, d0
 8018560:	4690      	mov	r8, r2
 8018562:	f7ff fc09 	bl	8017d78 <_Balloc>
 8018566:	4604      	mov	r4, r0
 8018568:	b930      	cbnz	r0, 8018578 <__d2b+0x24>
 801856a:	4602      	mov	r2, r0
 801856c:	4b25      	ldr	r3, [pc, #148]	; (8018604 <__d2b+0xb0>)
 801856e:	4826      	ldr	r0, [pc, #152]	; (8018608 <__d2b+0xb4>)
 8018570:	f240 310a 	movw	r1, #778	; 0x30a
 8018574:	f000 fccc 	bl	8018f10 <__assert_func>
 8018578:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801857c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018580:	bb35      	cbnz	r5, 80185d0 <__d2b+0x7c>
 8018582:	2e00      	cmp	r6, #0
 8018584:	9301      	str	r3, [sp, #4]
 8018586:	d028      	beq.n	80185da <__d2b+0x86>
 8018588:	4668      	mov	r0, sp
 801858a:	9600      	str	r6, [sp, #0]
 801858c:	f7ff fd06 	bl	8017f9c <__lo0bits>
 8018590:	9900      	ldr	r1, [sp, #0]
 8018592:	b300      	cbz	r0, 80185d6 <__d2b+0x82>
 8018594:	9a01      	ldr	r2, [sp, #4]
 8018596:	f1c0 0320 	rsb	r3, r0, #32
 801859a:	fa02 f303 	lsl.w	r3, r2, r3
 801859e:	430b      	orrs	r3, r1
 80185a0:	40c2      	lsrs	r2, r0
 80185a2:	6163      	str	r3, [r4, #20]
 80185a4:	9201      	str	r2, [sp, #4]
 80185a6:	9b01      	ldr	r3, [sp, #4]
 80185a8:	61a3      	str	r3, [r4, #24]
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	bf14      	ite	ne
 80185ae:	2202      	movne	r2, #2
 80185b0:	2201      	moveq	r2, #1
 80185b2:	6122      	str	r2, [r4, #16]
 80185b4:	b1d5      	cbz	r5, 80185ec <__d2b+0x98>
 80185b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80185ba:	4405      	add	r5, r0
 80185bc:	f8c9 5000 	str.w	r5, [r9]
 80185c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80185c4:	f8c8 0000 	str.w	r0, [r8]
 80185c8:	4620      	mov	r0, r4
 80185ca:	b003      	add	sp, #12
 80185cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80185d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80185d4:	e7d5      	b.n	8018582 <__d2b+0x2e>
 80185d6:	6161      	str	r1, [r4, #20]
 80185d8:	e7e5      	b.n	80185a6 <__d2b+0x52>
 80185da:	a801      	add	r0, sp, #4
 80185dc:	f7ff fcde 	bl	8017f9c <__lo0bits>
 80185e0:	9b01      	ldr	r3, [sp, #4]
 80185e2:	6163      	str	r3, [r4, #20]
 80185e4:	2201      	movs	r2, #1
 80185e6:	6122      	str	r2, [r4, #16]
 80185e8:	3020      	adds	r0, #32
 80185ea:	e7e3      	b.n	80185b4 <__d2b+0x60>
 80185ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80185f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80185f4:	f8c9 0000 	str.w	r0, [r9]
 80185f8:	6918      	ldr	r0, [r3, #16]
 80185fa:	f7ff fcaf 	bl	8017f5c <__hi0bits>
 80185fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018602:	e7df      	b.n	80185c4 <__d2b+0x70>
 8018604:	0802a910 	.word	0x0802a910
 8018608:	0802aa00 	.word	0x0802aa00

0801860c <__ratio>:
 801860c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018610:	4688      	mov	r8, r1
 8018612:	4669      	mov	r1, sp
 8018614:	4681      	mov	r9, r0
 8018616:	f7ff ff4d 	bl	80184b4 <__b2d>
 801861a:	a901      	add	r1, sp, #4
 801861c:	4640      	mov	r0, r8
 801861e:	ec55 4b10 	vmov	r4, r5, d0
 8018622:	f7ff ff47 	bl	80184b4 <__b2d>
 8018626:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801862a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801862e:	eba3 0c02 	sub.w	ip, r3, r2
 8018632:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018636:	1a9b      	subs	r3, r3, r2
 8018638:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801863c:	ec51 0b10 	vmov	r0, r1, d0
 8018640:	2b00      	cmp	r3, #0
 8018642:	bfd6      	itet	le
 8018644:	460a      	movle	r2, r1
 8018646:	462a      	movgt	r2, r5
 8018648:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801864c:	468b      	mov	fp, r1
 801864e:	462f      	mov	r7, r5
 8018650:	bfd4      	ite	le
 8018652:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8018656:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801865a:	4620      	mov	r0, r4
 801865c:	ee10 2a10 	vmov	r2, s0
 8018660:	465b      	mov	r3, fp
 8018662:	4639      	mov	r1, r7
 8018664:	f7e8 f91a 	bl	800089c <__aeabi_ddiv>
 8018668:	ec41 0b10 	vmov	d0, r0, r1
 801866c:	b003      	add	sp, #12
 801866e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018672 <__copybits>:
 8018672:	3901      	subs	r1, #1
 8018674:	b570      	push	{r4, r5, r6, lr}
 8018676:	1149      	asrs	r1, r1, #5
 8018678:	6914      	ldr	r4, [r2, #16]
 801867a:	3101      	adds	r1, #1
 801867c:	f102 0314 	add.w	r3, r2, #20
 8018680:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018684:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018688:	1f05      	subs	r5, r0, #4
 801868a:	42a3      	cmp	r3, r4
 801868c:	d30c      	bcc.n	80186a8 <__copybits+0x36>
 801868e:	1aa3      	subs	r3, r4, r2
 8018690:	3b11      	subs	r3, #17
 8018692:	f023 0303 	bic.w	r3, r3, #3
 8018696:	3211      	adds	r2, #17
 8018698:	42a2      	cmp	r2, r4
 801869a:	bf88      	it	hi
 801869c:	2300      	movhi	r3, #0
 801869e:	4418      	add	r0, r3
 80186a0:	2300      	movs	r3, #0
 80186a2:	4288      	cmp	r0, r1
 80186a4:	d305      	bcc.n	80186b2 <__copybits+0x40>
 80186a6:	bd70      	pop	{r4, r5, r6, pc}
 80186a8:	f853 6b04 	ldr.w	r6, [r3], #4
 80186ac:	f845 6f04 	str.w	r6, [r5, #4]!
 80186b0:	e7eb      	b.n	801868a <__copybits+0x18>
 80186b2:	f840 3b04 	str.w	r3, [r0], #4
 80186b6:	e7f4      	b.n	80186a2 <__copybits+0x30>

080186b8 <__any_on>:
 80186b8:	f100 0214 	add.w	r2, r0, #20
 80186bc:	6900      	ldr	r0, [r0, #16]
 80186be:	114b      	asrs	r3, r1, #5
 80186c0:	4298      	cmp	r0, r3
 80186c2:	b510      	push	{r4, lr}
 80186c4:	db11      	blt.n	80186ea <__any_on+0x32>
 80186c6:	dd0a      	ble.n	80186de <__any_on+0x26>
 80186c8:	f011 011f 	ands.w	r1, r1, #31
 80186cc:	d007      	beq.n	80186de <__any_on+0x26>
 80186ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80186d2:	fa24 f001 	lsr.w	r0, r4, r1
 80186d6:	fa00 f101 	lsl.w	r1, r0, r1
 80186da:	428c      	cmp	r4, r1
 80186dc:	d10b      	bne.n	80186f6 <__any_on+0x3e>
 80186de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80186e2:	4293      	cmp	r3, r2
 80186e4:	d803      	bhi.n	80186ee <__any_on+0x36>
 80186e6:	2000      	movs	r0, #0
 80186e8:	bd10      	pop	{r4, pc}
 80186ea:	4603      	mov	r3, r0
 80186ec:	e7f7      	b.n	80186de <__any_on+0x26>
 80186ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80186f2:	2900      	cmp	r1, #0
 80186f4:	d0f5      	beq.n	80186e2 <__any_on+0x2a>
 80186f6:	2001      	movs	r0, #1
 80186f8:	e7f6      	b.n	80186e8 <__any_on+0x30>

080186fa <_calloc_r>:
 80186fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80186fc:	fba1 2402 	umull	r2, r4, r1, r2
 8018700:	b94c      	cbnz	r4, 8018716 <_calloc_r+0x1c>
 8018702:	4611      	mov	r1, r2
 8018704:	9201      	str	r2, [sp, #4]
 8018706:	f7fc f869 	bl	80147dc <_malloc_r>
 801870a:	9a01      	ldr	r2, [sp, #4]
 801870c:	4605      	mov	r5, r0
 801870e:	b930      	cbnz	r0, 801871e <_calloc_r+0x24>
 8018710:	4628      	mov	r0, r5
 8018712:	b003      	add	sp, #12
 8018714:	bd30      	pop	{r4, r5, pc}
 8018716:	220c      	movs	r2, #12
 8018718:	6002      	str	r2, [r0, #0]
 801871a:	2500      	movs	r5, #0
 801871c:	e7f8      	b.n	8018710 <_calloc_r+0x16>
 801871e:	4621      	mov	r1, r4
 8018720:	f7fb ffe8 	bl	80146f4 <memset>
 8018724:	e7f4      	b.n	8018710 <_calloc_r+0x16>

08018726 <__ssputs_r>:
 8018726:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801872a:	688e      	ldr	r6, [r1, #8]
 801872c:	429e      	cmp	r6, r3
 801872e:	4682      	mov	sl, r0
 8018730:	460c      	mov	r4, r1
 8018732:	4690      	mov	r8, r2
 8018734:	461f      	mov	r7, r3
 8018736:	d838      	bhi.n	80187aa <__ssputs_r+0x84>
 8018738:	898a      	ldrh	r2, [r1, #12]
 801873a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801873e:	d032      	beq.n	80187a6 <__ssputs_r+0x80>
 8018740:	6825      	ldr	r5, [r4, #0]
 8018742:	6909      	ldr	r1, [r1, #16]
 8018744:	eba5 0901 	sub.w	r9, r5, r1
 8018748:	6965      	ldr	r5, [r4, #20]
 801874a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801874e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018752:	3301      	adds	r3, #1
 8018754:	444b      	add	r3, r9
 8018756:	106d      	asrs	r5, r5, #1
 8018758:	429d      	cmp	r5, r3
 801875a:	bf38      	it	cc
 801875c:	461d      	movcc	r5, r3
 801875e:	0553      	lsls	r3, r2, #21
 8018760:	d531      	bpl.n	80187c6 <__ssputs_r+0xa0>
 8018762:	4629      	mov	r1, r5
 8018764:	f7fc f83a 	bl	80147dc <_malloc_r>
 8018768:	4606      	mov	r6, r0
 801876a:	b950      	cbnz	r0, 8018782 <__ssputs_r+0x5c>
 801876c:	230c      	movs	r3, #12
 801876e:	f8ca 3000 	str.w	r3, [sl]
 8018772:	89a3      	ldrh	r3, [r4, #12]
 8018774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018778:	81a3      	strh	r3, [r4, #12]
 801877a:	f04f 30ff 	mov.w	r0, #4294967295
 801877e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018782:	6921      	ldr	r1, [r4, #16]
 8018784:	464a      	mov	r2, r9
 8018786:	f7ff fadd 	bl	8017d44 <memcpy>
 801878a:	89a3      	ldrh	r3, [r4, #12]
 801878c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018794:	81a3      	strh	r3, [r4, #12]
 8018796:	6126      	str	r6, [r4, #16]
 8018798:	6165      	str	r5, [r4, #20]
 801879a:	444e      	add	r6, r9
 801879c:	eba5 0509 	sub.w	r5, r5, r9
 80187a0:	6026      	str	r6, [r4, #0]
 80187a2:	60a5      	str	r5, [r4, #8]
 80187a4:	463e      	mov	r6, r7
 80187a6:	42be      	cmp	r6, r7
 80187a8:	d900      	bls.n	80187ac <__ssputs_r+0x86>
 80187aa:	463e      	mov	r6, r7
 80187ac:	6820      	ldr	r0, [r4, #0]
 80187ae:	4632      	mov	r2, r6
 80187b0:	4641      	mov	r1, r8
 80187b2:	f000 fc21 	bl	8018ff8 <memmove>
 80187b6:	68a3      	ldr	r3, [r4, #8]
 80187b8:	1b9b      	subs	r3, r3, r6
 80187ba:	60a3      	str	r3, [r4, #8]
 80187bc:	6823      	ldr	r3, [r4, #0]
 80187be:	4433      	add	r3, r6
 80187c0:	6023      	str	r3, [r4, #0]
 80187c2:	2000      	movs	r0, #0
 80187c4:	e7db      	b.n	801877e <__ssputs_r+0x58>
 80187c6:	462a      	mov	r2, r5
 80187c8:	f000 fc30 	bl	801902c <_realloc_r>
 80187cc:	4606      	mov	r6, r0
 80187ce:	2800      	cmp	r0, #0
 80187d0:	d1e1      	bne.n	8018796 <__ssputs_r+0x70>
 80187d2:	6921      	ldr	r1, [r4, #16]
 80187d4:	4650      	mov	r0, sl
 80187d6:	f7fb ff95 	bl	8014704 <_free_r>
 80187da:	e7c7      	b.n	801876c <__ssputs_r+0x46>

080187dc <_svfiprintf_r>:
 80187dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187e0:	4698      	mov	r8, r3
 80187e2:	898b      	ldrh	r3, [r1, #12]
 80187e4:	061b      	lsls	r3, r3, #24
 80187e6:	b09d      	sub	sp, #116	; 0x74
 80187e8:	4607      	mov	r7, r0
 80187ea:	460d      	mov	r5, r1
 80187ec:	4614      	mov	r4, r2
 80187ee:	d50e      	bpl.n	801880e <_svfiprintf_r+0x32>
 80187f0:	690b      	ldr	r3, [r1, #16]
 80187f2:	b963      	cbnz	r3, 801880e <_svfiprintf_r+0x32>
 80187f4:	2140      	movs	r1, #64	; 0x40
 80187f6:	f7fb fff1 	bl	80147dc <_malloc_r>
 80187fa:	6028      	str	r0, [r5, #0]
 80187fc:	6128      	str	r0, [r5, #16]
 80187fe:	b920      	cbnz	r0, 801880a <_svfiprintf_r+0x2e>
 8018800:	230c      	movs	r3, #12
 8018802:	603b      	str	r3, [r7, #0]
 8018804:	f04f 30ff 	mov.w	r0, #4294967295
 8018808:	e0d1      	b.n	80189ae <_svfiprintf_r+0x1d2>
 801880a:	2340      	movs	r3, #64	; 0x40
 801880c:	616b      	str	r3, [r5, #20]
 801880e:	2300      	movs	r3, #0
 8018810:	9309      	str	r3, [sp, #36]	; 0x24
 8018812:	2320      	movs	r3, #32
 8018814:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018818:	f8cd 800c 	str.w	r8, [sp, #12]
 801881c:	2330      	movs	r3, #48	; 0x30
 801881e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80189c8 <_svfiprintf_r+0x1ec>
 8018822:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018826:	f04f 0901 	mov.w	r9, #1
 801882a:	4623      	mov	r3, r4
 801882c:	469a      	mov	sl, r3
 801882e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018832:	b10a      	cbz	r2, 8018838 <_svfiprintf_r+0x5c>
 8018834:	2a25      	cmp	r2, #37	; 0x25
 8018836:	d1f9      	bne.n	801882c <_svfiprintf_r+0x50>
 8018838:	ebba 0b04 	subs.w	fp, sl, r4
 801883c:	d00b      	beq.n	8018856 <_svfiprintf_r+0x7a>
 801883e:	465b      	mov	r3, fp
 8018840:	4622      	mov	r2, r4
 8018842:	4629      	mov	r1, r5
 8018844:	4638      	mov	r0, r7
 8018846:	f7ff ff6e 	bl	8018726 <__ssputs_r>
 801884a:	3001      	adds	r0, #1
 801884c:	f000 80aa 	beq.w	80189a4 <_svfiprintf_r+0x1c8>
 8018850:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018852:	445a      	add	r2, fp
 8018854:	9209      	str	r2, [sp, #36]	; 0x24
 8018856:	f89a 3000 	ldrb.w	r3, [sl]
 801885a:	2b00      	cmp	r3, #0
 801885c:	f000 80a2 	beq.w	80189a4 <_svfiprintf_r+0x1c8>
 8018860:	2300      	movs	r3, #0
 8018862:	f04f 32ff 	mov.w	r2, #4294967295
 8018866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801886a:	f10a 0a01 	add.w	sl, sl, #1
 801886e:	9304      	str	r3, [sp, #16]
 8018870:	9307      	str	r3, [sp, #28]
 8018872:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018876:	931a      	str	r3, [sp, #104]	; 0x68
 8018878:	4654      	mov	r4, sl
 801887a:	2205      	movs	r2, #5
 801887c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018880:	4851      	ldr	r0, [pc, #324]	; (80189c8 <_svfiprintf_r+0x1ec>)
 8018882:	f7e7 fcd5 	bl	8000230 <memchr>
 8018886:	9a04      	ldr	r2, [sp, #16]
 8018888:	b9d8      	cbnz	r0, 80188c2 <_svfiprintf_r+0xe6>
 801888a:	06d0      	lsls	r0, r2, #27
 801888c:	bf44      	itt	mi
 801888e:	2320      	movmi	r3, #32
 8018890:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018894:	0711      	lsls	r1, r2, #28
 8018896:	bf44      	itt	mi
 8018898:	232b      	movmi	r3, #43	; 0x2b
 801889a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801889e:	f89a 3000 	ldrb.w	r3, [sl]
 80188a2:	2b2a      	cmp	r3, #42	; 0x2a
 80188a4:	d015      	beq.n	80188d2 <_svfiprintf_r+0xf6>
 80188a6:	9a07      	ldr	r2, [sp, #28]
 80188a8:	4654      	mov	r4, sl
 80188aa:	2000      	movs	r0, #0
 80188ac:	f04f 0c0a 	mov.w	ip, #10
 80188b0:	4621      	mov	r1, r4
 80188b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80188b6:	3b30      	subs	r3, #48	; 0x30
 80188b8:	2b09      	cmp	r3, #9
 80188ba:	d94e      	bls.n	801895a <_svfiprintf_r+0x17e>
 80188bc:	b1b0      	cbz	r0, 80188ec <_svfiprintf_r+0x110>
 80188be:	9207      	str	r2, [sp, #28]
 80188c0:	e014      	b.n	80188ec <_svfiprintf_r+0x110>
 80188c2:	eba0 0308 	sub.w	r3, r0, r8
 80188c6:	fa09 f303 	lsl.w	r3, r9, r3
 80188ca:	4313      	orrs	r3, r2
 80188cc:	9304      	str	r3, [sp, #16]
 80188ce:	46a2      	mov	sl, r4
 80188d0:	e7d2      	b.n	8018878 <_svfiprintf_r+0x9c>
 80188d2:	9b03      	ldr	r3, [sp, #12]
 80188d4:	1d19      	adds	r1, r3, #4
 80188d6:	681b      	ldr	r3, [r3, #0]
 80188d8:	9103      	str	r1, [sp, #12]
 80188da:	2b00      	cmp	r3, #0
 80188dc:	bfbb      	ittet	lt
 80188de:	425b      	neglt	r3, r3
 80188e0:	f042 0202 	orrlt.w	r2, r2, #2
 80188e4:	9307      	strge	r3, [sp, #28]
 80188e6:	9307      	strlt	r3, [sp, #28]
 80188e8:	bfb8      	it	lt
 80188ea:	9204      	strlt	r2, [sp, #16]
 80188ec:	7823      	ldrb	r3, [r4, #0]
 80188ee:	2b2e      	cmp	r3, #46	; 0x2e
 80188f0:	d10c      	bne.n	801890c <_svfiprintf_r+0x130>
 80188f2:	7863      	ldrb	r3, [r4, #1]
 80188f4:	2b2a      	cmp	r3, #42	; 0x2a
 80188f6:	d135      	bne.n	8018964 <_svfiprintf_r+0x188>
 80188f8:	9b03      	ldr	r3, [sp, #12]
 80188fa:	1d1a      	adds	r2, r3, #4
 80188fc:	681b      	ldr	r3, [r3, #0]
 80188fe:	9203      	str	r2, [sp, #12]
 8018900:	2b00      	cmp	r3, #0
 8018902:	bfb8      	it	lt
 8018904:	f04f 33ff 	movlt.w	r3, #4294967295
 8018908:	3402      	adds	r4, #2
 801890a:	9305      	str	r3, [sp, #20]
 801890c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80189d8 <_svfiprintf_r+0x1fc>
 8018910:	7821      	ldrb	r1, [r4, #0]
 8018912:	2203      	movs	r2, #3
 8018914:	4650      	mov	r0, sl
 8018916:	f7e7 fc8b 	bl	8000230 <memchr>
 801891a:	b140      	cbz	r0, 801892e <_svfiprintf_r+0x152>
 801891c:	2340      	movs	r3, #64	; 0x40
 801891e:	eba0 000a 	sub.w	r0, r0, sl
 8018922:	fa03 f000 	lsl.w	r0, r3, r0
 8018926:	9b04      	ldr	r3, [sp, #16]
 8018928:	4303      	orrs	r3, r0
 801892a:	3401      	adds	r4, #1
 801892c:	9304      	str	r3, [sp, #16]
 801892e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018932:	4826      	ldr	r0, [pc, #152]	; (80189cc <_svfiprintf_r+0x1f0>)
 8018934:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018938:	2206      	movs	r2, #6
 801893a:	f7e7 fc79 	bl	8000230 <memchr>
 801893e:	2800      	cmp	r0, #0
 8018940:	d038      	beq.n	80189b4 <_svfiprintf_r+0x1d8>
 8018942:	4b23      	ldr	r3, [pc, #140]	; (80189d0 <_svfiprintf_r+0x1f4>)
 8018944:	bb1b      	cbnz	r3, 801898e <_svfiprintf_r+0x1b2>
 8018946:	9b03      	ldr	r3, [sp, #12]
 8018948:	3307      	adds	r3, #7
 801894a:	f023 0307 	bic.w	r3, r3, #7
 801894e:	3308      	adds	r3, #8
 8018950:	9303      	str	r3, [sp, #12]
 8018952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018954:	4433      	add	r3, r6
 8018956:	9309      	str	r3, [sp, #36]	; 0x24
 8018958:	e767      	b.n	801882a <_svfiprintf_r+0x4e>
 801895a:	fb0c 3202 	mla	r2, ip, r2, r3
 801895e:	460c      	mov	r4, r1
 8018960:	2001      	movs	r0, #1
 8018962:	e7a5      	b.n	80188b0 <_svfiprintf_r+0xd4>
 8018964:	2300      	movs	r3, #0
 8018966:	3401      	adds	r4, #1
 8018968:	9305      	str	r3, [sp, #20]
 801896a:	4619      	mov	r1, r3
 801896c:	f04f 0c0a 	mov.w	ip, #10
 8018970:	4620      	mov	r0, r4
 8018972:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018976:	3a30      	subs	r2, #48	; 0x30
 8018978:	2a09      	cmp	r2, #9
 801897a:	d903      	bls.n	8018984 <_svfiprintf_r+0x1a8>
 801897c:	2b00      	cmp	r3, #0
 801897e:	d0c5      	beq.n	801890c <_svfiprintf_r+0x130>
 8018980:	9105      	str	r1, [sp, #20]
 8018982:	e7c3      	b.n	801890c <_svfiprintf_r+0x130>
 8018984:	fb0c 2101 	mla	r1, ip, r1, r2
 8018988:	4604      	mov	r4, r0
 801898a:	2301      	movs	r3, #1
 801898c:	e7f0      	b.n	8018970 <_svfiprintf_r+0x194>
 801898e:	ab03      	add	r3, sp, #12
 8018990:	9300      	str	r3, [sp, #0]
 8018992:	462a      	mov	r2, r5
 8018994:	4b0f      	ldr	r3, [pc, #60]	; (80189d4 <_svfiprintf_r+0x1f8>)
 8018996:	a904      	add	r1, sp, #16
 8018998:	4638      	mov	r0, r7
 801899a:	f7fc f833 	bl	8014a04 <_printf_float>
 801899e:	1c42      	adds	r2, r0, #1
 80189a0:	4606      	mov	r6, r0
 80189a2:	d1d6      	bne.n	8018952 <_svfiprintf_r+0x176>
 80189a4:	89ab      	ldrh	r3, [r5, #12]
 80189a6:	065b      	lsls	r3, r3, #25
 80189a8:	f53f af2c 	bmi.w	8018804 <_svfiprintf_r+0x28>
 80189ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80189ae:	b01d      	add	sp, #116	; 0x74
 80189b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189b4:	ab03      	add	r3, sp, #12
 80189b6:	9300      	str	r3, [sp, #0]
 80189b8:	462a      	mov	r2, r5
 80189ba:	4b06      	ldr	r3, [pc, #24]	; (80189d4 <_svfiprintf_r+0x1f8>)
 80189bc:	a904      	add	r1, sp, #16
 80189be:	4638      	mov	r0, r7
 80189c0:	f7fc fac4 	bl	8014f4c <_printf_i>
 80189c4:	e7eb      	b.n	801899e <_svfiprintf_r+0x1c2>
 80189c6:	bf00      	nop
 80189c8:	0802ab5c 	.word	0x0802ab5c
 80189cc:	0802ab66 	.word	0x0802ab66
 80189d0:	08014a05 	.word	0x08014a05
 80189d4:	08018727 	.word	0x08018727
 80189d8:	0802ab62 	.word	0x0802ab62

080189dc <__sfputc_r>:
 80189dc:	6893      	ldr	r3, [r2, #8]
 80189de:	3b01      	subs	r3, #1
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	b410      	push	{r4}
 80189e4:	6093      	str	r3, [r2, #8]
 80189e6:	da08      	bge.n	80189fa <__sfputc_r+0x1e>
 80189e8:	6994      	ldr	r4, [r2, #24]
 80189ea:	42a3      	cmp	r3, r4
 80189ec:	db01      	blt.n	80189f2 <__sfputc_r+0x16>
 80189ee:	290a      	cmp	r1, #10
 80189f0:	d103      	bne.n	80189fa <__sfputc_r+0x1e>
 80189f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80189f6:	f000 b9ab 	b.w	8018d50 <__swbuf_r>
 80189fa:	6813      	ldr	r3, [r2, #0]
 80189fc:	1c58      	adds	r0, r3, #1
 80189fe:	6010      	str	r0, [r2, #0]
 8018a00:	7019      	strb	r1, [r3, #0]
 8018a02:	4608      	mov	r0, r1
 8018a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018a08:	4770      	bx	lr

08018a0a <__sfputs_r>:
 8018a0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a0c:	4606      	mov	r6, r0
 8018a0e:	460f      	mov	r7, r1
 8018a10:	4614      	mov	r4, r2
 8018a12:	18d5      	adds	r5, r2, r3
 8018a14:	42ac      	cmp	r4, r5
 8018a16:	d101      	bne.n	8018a1c <__sfputs_r+0x12>
 8018a18:	2000      	movs	r0, #0
 8018a1a:	e007      	b.n	8018a2c <__sfputs_r+0x22>
 8018a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018a20:	463a      	mov	r2, r7
 8018a22:	4630      	mov	r0, r6
 8018a24:	f7ff ffda 	bl	80189dc <__sfputc_r>
 8018a28:	1c43      	adds	r3, r0, #1
 8018a2a:	d1f3      	bne.n	8018a14 <__sfputs_r+0xa>
 8018a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018a30 <_vfiprintf_r>:
 8018a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a34:	460d      	mov	r5, r1
 8018a36:	b09d      	sub	sp, #116	; 0x74
 8018a38:	4614      	mov	r4, r2
 8018a3a:	4698      	mov	r8, r3
 8018a3c:	4606      	mov	r6, r0
 8018a3e:	b118      	cbz	r0, 8018a48 <_vfiprintf_r+0x18>
 8018a40:	6983      	ldr	r3, [r0, #24]
 8018a42:	b90b      	cbnz	r3, 8018a48 <_vfiprintf_r+0x18>
 8018a44:	f7fe fcf4 	bl	8017430 <__sinit>
 8018a48:	4b89      	ldr	r3, [pc, #548]	; (8018c70 <_vfiprintf_r+0x240>)
 8018a4a:	429d      	cmp	r5, r3
 8018a4c:	d11b      	bne.n	8018a86 <_vfiprintf_r+0x56>
 8018a4e:	6875      	ldr	r5, [r6, #4]
 8018a50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018a52:	07d9      	lsls	r1, r3, #31
 8018a54:	d405      	bmi.n	8018a62 <_vfiprintf_r+0x32>
 8018a56:	89ab      	ldrh	r3, [r5, #12]
 8018a58:	059a      	lsls	r2, r3, #22
 8018a5a:	d402      	bmi.n	8018a62 <_vfiprintf_r+0x32>
 8018a5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018a5e:	f7ff f8f8 	bl	8017c52 <__retarget_lock_acquire_recursive>
 8018a62:	89ab      	ldrh	r3, [r5, #12]
 8018a64:	071b      	lsls	r3, r3, #28
 8018a66:	d501      	bpl.n	8018a6c <_vfiprintf_r+0x3c>
 8018a68:	692b      	ldr	r3, [r5, #16]
 8018a6a:	b9eb      	cbnz	r3, 8018aa8 <_vfiprintf_r+0x78>
 8018a6c:	4629      	mov	r1, r5
 8018a6e:	4630      	mov	r0, r6
 8018a70:	f000 f9e0 	bl	8018e34 <__swsetup_r>
 8018a74:	b1c0      	cbz	r0, 8018aa8 <_vfiprintf_r+0x78>
 8018a76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018a78:	07dc      	lsls	r4, r3, #31
 8018a7a:	d50e      	bpl.n	8018a9a <_vfiprintf_r+0x6a>
 8018a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8018a80:	b01d      	add	sp, #116	; 0x74
 8018a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a86:	4b7b      	ldr	r3, [pc, #492]	; (8018c74 <_vfiprintf_r+0x244>)
 8018a88:	429d      	cmp	r5, r3
 8018a8a:	d101      	bne.n	8018a90 <_vfiprintf_r+0x60>
 8018a8c:	68b5      	ldr	r5, [r6, #8]
 8018a8e:	e7df      	b.n	8018a50 <_vfiprintf_r+0x20>
 8018a90:	4b79      	ldr	r3, [pc, #484]	; (8018c78 <_vfiprintf_r+0x248>)
 8018a92:	429d      	cmp	r5, r3
 8018a94:	bf08      	it	eq
 8018a96:	68f5      	ldreq	r5, [r6, #12]
 8018a98:	e7da      	b.n	8018a50 <_vfiprintf_r+0x20>
 8018a9a:	89ab      	ldrh	r3, [r5, #12]
 8018a9c:	0598      	lsls	r0, r3, #22
 8018a9e:	d4ed      	bmi.n	8018a7c <_vfiprintf_r+0x4c>
 8018aa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018aa2:	f7ff f8d7 	bl	8017c54 <__retarget_lock_release_recursive>
 8018aa6:	e7e9      	b.n	8018a7c <_vfiprintf_r+0x4c>
 8018aa8:	2300      	movs	r3, #0
 8018aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8018aac:	2320      	movs	r3, #32
 8018aae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8018ab6:	2330      	movs	r3, #48	; 0x30
 8018ab8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8018c7c <_vfiprintf_r+0x24c>
 8018abc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018ac0:	f04f 0901 	mov.w	r9, #1
 8018ac4:	4623      	mov	r3, r4
 8018ac6:	469a      	mov	sl, r3
 8018ac8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018acc:	b10a      	cbz	r2, 8018ad2 <_vfiprintf_r+0xa2>
 8018ace:	2a25      	cmp	r2, #37	; 0x25
 8018ad0:	d1f9      	bne.n	8018ac6 <_vfiprintf_r+0x96>
 8018ad2:	ebba 0b04 	subs.w	fp, sl, r4
 8018ad6:	d00b      	beq.n	8018af0 <_vfiprintf_r+0xc0>
 8018ad8:	465b      	mov	r3, fp
 8018ada:	4622      	mov	r2, r4
 8018adc:	4629      	mov	r1, r5
 8018ade:	4630      	mov	r0, r6
 8018ae0:	f7ff ff93 	bl	8018a0a <__sfputs_r>
 8018ae4:	3001      	adds	r0, #1
 8018ae6:	f000 80aa 	beq.w	8018c3e <_vfiprintf_r+0x20e>
 8018aea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018aec:	445a      	add	r2, fp
 8018aee:	9209      	str	r2, [sp, #36]	; 0x24
 8018af0:	f89a 3000 	ldrb.w	r3, [sl]
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	f000 80a2 	beq.w	8018c3e <_vfiprintf_r+0x20e>
 8018afa:	2300      	movs	r3, #0
 8018afc:	f04f 32ff 	mov.w	r2, #4294967295
 8018b00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018b04:	f10a 0a01 	add.w	sl, sl, #1
 8018b08:	9304      	str	r3, [sp, #16]
 8018b0a:	9307      	str	r3, [sp, #28]
 8018b0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018b10:	931a      	str	r3, [sp, #104]	; 0x68
 8018b12:	4654      	mov	r4, sl
 8018b14:	2205      	movs	r2, #5
 8018b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018b1a:	4858      	ldr	r0, [pc, #352]	; (8018c7c <_vfiprintf_r+0x24c>)
 8018b1c:	f7e7 fb88 	bl	8000230 <memchr>
 8018b20:	9a04      	ldr	r2, [sp, #16]
 8018b22:	b9d8      	cbnz	r0, 8018b5c <_vfiprintf_r+0x12c>
 8018b24:	06d1      	lsls	r1, r2, #27
 8018b26:	bf44      	itt	mi
 8018b28:	2320      	movmi	r3, #32
 8018b2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018b2e:	0713      	lsls	r3, r2, #28
 8018b30:	bf44      	itt	mi
 8018b32:	232b      	movmi	r3, #43	; 0x2b
 8018b34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018b38:	f89a 3000 	ldrb.w	r3, [sl]
 8018b3c:	2b2a      	cmp	r3, #42	; 0x2a
 8018b3e:	d015      	beq.n	8018b6c <_vfiprintf_r+0x13c>
 8018b40:	9a07      	ldr	r2, [sp, #28]
 8018b42:	4654      	mov	r4, sl
 8018b44:	2000      	movs	r0, #0
 8018b46:	f04f 0c0a 	mov.w	ip, #10
 8018b4a:	4621      	mov	r1, r4
 8018b4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018b50:	3b30      	subs	r3, #48	; 0x30
 8018b52:	2b09      	cmp	r3, #9
 8018b54:	d94e      	bls.n	8018bf4 <_vfiprintf_r+0x1c4>
 8018b56:	b1b0      	cbz	r0, 8018b86 <_vfiprintf_r+0x156>
 8018b58:	9207      	str	r2, [sp, #28]
 8018b5a:	e014      	b.n	8018b86 <_vfiprintf_r+0x156>
 8018b5c:	eba0 0308 	sub.w	r3, r0, r8
 8018b60:	fa09 f303 	lsl.w	r3, r9, r3
 8018b64:	4313      	orrs	r3, r2
 8018b66:	9304      	str	r3, [sp, #16]
 8018b68:	46a2      	mov	sl, r4
 8018b6a:	e7d2      	b.n	8018b12 <_vfiprintf_r+0xe2>
 8018b6c:	9b03      	ldr	r3, [sp, #12]
 8018b6e:	1d19      	adds	r1, r3, #4
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	9103      	str	r1, [sp, #12]
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	bfbb      	ittet	lt
 8018b78:	425b      	neglt	r3, r3
 8018b7a:	f042 0202 	orrlt.w	r2, r2, #2
 8018b7e:	9307      	strge	r3, [sp, #28]
 8018b80:	9307      	strlt	r3, [sp, #28]
 8018b82:	bfb8      	it	lt
 8018b84:	9204      	strlt	r2, [sp, #16]
 8018b86:	7823      	ldrb	r3, [r4, #0]
 8018b88:	2b2e      	cmp	r3, #46	; 0x2e
 8018b8a:	d10c      	bne.n	8018ba6 <_vfiprintf_r+0x176>
 8018b8c:	7863      	ldrb	r3, [r4, #1]
 8018b8e:	2b2a      	cmp	r3, #42	; 0x2a
 8018b90:	d135      	bne.n	8018bfe <_vfiprintf_r+0x1ce>
 8018b92:	9b03      	ldr	r3, [sp, #12]
 8018b94:	1d1a      	adds	r2, r3, #4
 8018b96:	681b      	ldr	r3, [r3, #0]
 8018b98:	9203      	str	r2, [sp, #12]
 8018b9a:	2b00      	cmp	r3, #0
 8018b9c:	bfb8      	it	lt
 8018b9e:	f04f 33ff 	movlt.w	r3, #4294967295
 8018ba2:	3402      	adds	r4, #2
 8018ba4:	9305      	str	r3, [sp, #20]
 8018ba6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8018c8c <_vfiprintf_r+0x25c>
 8018baa:	7821      	ldrb	r1, [r4, #0]
 8018bac:	2203      	movs	r2, #3
 8018bae:	4650      	mov	r0, sl
 8018bb0:	f7e7 fb3e 	bl	8000230 <memchr>
 8018bb4:	b140      	cbz	r0, 8018bc8 <_vfiprintf_r+0x198>
 8018bb6:	2340      	movs	r3, #64	; 0x40
 8018bb8:	eba0 000a 	sub.w	r0, r0, sl
 8018bbc:	fa03 f000 	lsl.w	r0, r3, r0
 8018bc0:	9b04      	ldr	r3, [sp, #16]
 8018bc2:	4303      	orrs	r3, r0
 8018bc4:	3401      	adds	r4, #1
 8018bc6:	9304      	str	r3, [sp, #16]
 8018bc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018bcc:	482c      	ldr	r0, [pc, #176]	; (8018c80 <_vfiprintf_r+0x250>)
 8018bce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018bd2:	2206      	movs	r2, #6
 8018bd4:	f7e7 fb2c 	bl	8000230 <memchr>
 8018bd8:	2800      	cmp	r0, #0
 8018bda:	d03f      	beq.n	8018c5c <_vfiprintf_r+0x22c>
 8018bdc:	4b29      	ldr	r3, [pc, #164]	; (8018c84 <_vfiprintf_r+0x254>)
 8018bde:	bb1b      	cbnz	r3, 8018c28 <_vfiprintf_r+0x1f8>
 8018be0:	9b03      	ldr	r3, [sp, #12]
 8018be2:	3307      	adds	r3, #7
 8018be4:	f023 0307 	bic.w	r3, r3, #7
 8018be8:	3308      	adds	r3, #8
 8018bea:	9303      	str	r3, [sp, #12]
 8018bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018bee:	443b      	add	r3, r7
 8018bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8018bf2:	e767      	b.n	8018ac4 <_vfiprintf_r+0x94>
 8018bf4:	fb0c 3202 	mla	r2, ip, r2, r3
 8018bf8:	460c      	mov	r4, r1
 8018bfa:	2001      	movs	r0, #1
 8018bfc:	e7a5      	b.n	8018b4a <_vfiprintf_r+0x11a>
 8018bfe:	2300      	movs	r3, #0
 8018c00:	3401      	adds	r4, #1
 8018c02:	9305      	str	r3, [sp, #20]
 8018c04:	4619      	mov	r1, r3
 8018c06:	f04f 0c0a 	mov.w	ip, #10
 8018c0a:	4620      	mov	r0, r4
 8018c0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018c10:	3a30      	subs	r2, #48	; 0x30
 8018c12:	2a09      	cmp	r2, #9
 8018c14:	d903      	bls.n	8018c1e <_vfiprintf_r+0x1ee>
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d0c5      	beq.n	8018ba6 <_vfiprintf_r+0x176>
 8018c1a:	9105      	str	r1, [sp, #20]
 8018c1c:	e7c3      	b.n	8018ba6 <_vfiprintf_r+0x176>
 8018c1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8018c22:	4604      	mov	r4, r0
 8018c24:	2301      	movs	r3, #1
 8018c26:	e7f0      	b.n	8018c0a <_vfiprintf_r+0x1da>
 8018c28:	ab03      	add	r3, sp, #12
 8018c2a:	9300      	str	r3, [sp, #0]
 8018c2c:	462a      	mov	r2, r5
 8018c2e:	4b16      	ldr	r3, [pc, #88]	; (8018c88 <_vfiprintf_r+0x258>)
 8018c30:	a904      	add	r1, sp, #16
 8018c32:	4630      	mov	r0, r6
 8018c34:	f7fb fee6 	bl	8014a04 <_printf_float>
 8018c38:	4607      	mov	r7, r0
 8018c3a:	1c78      	adds	r0, r7, #1
 8018c3c:	d1d6      	bne.n	8018bec <_vfiprintf_r+0x1bc>
 8018c3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018c40:	07d9      	lsls	r1, r3, #31
 8018c42:	d405      	bmi.n	8018c50 <_vfiprintf_r+0x220>
 8018c44:	89ab      	ldrh	r3, [r5, #12]
 8018c46:	059a      	lsls	r2, r3, #22
 8018c48:	d402      	bmi.n	8018c50 <_vfiprintf_r+0x220>
 8018c4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018c4c:	f7ff f802 	bl	8017c54 <__retarget_lock_release_recursive>
 8018c50:	89ab      	ldrh	r3, [r5, #12]
 8018c52:	065b      	lsls	r3, r3, #25
 8018c54:	f53f af12 	bmi.w	8018a7c <_vfiprintf_r+0x4c>
 8018c58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018c5a:	e711      	b.n	8018a80 <_vfiprintf_r+0x50>
 8018c5c:	ab03      	add	r3, sp, #12
 8018c5e:	9300      	str	r3, [sp, #0]
 8018c60:	462a      	mov	r2, r5
 8018c62:	4b09      	ldr	r3, [pc, #36]	; (8018c88 <_vfiprintf_r+0x258>)
 8018c64:	a904      	add	r1, sp, #16
 8018c66:	4630      	mov	r0, r6
 8018c68:	f7fc f970 	bl	8014f4c <_printf_i>
 8018c6c:	e7e4      	b.n	8018c38 <_vfiprintf_r+0x208>
 8018c6e:	bf00      	nop
 8018c70:	0802a944 	.word	0x0802a944
 8018c74:	0802a964 	.word	0x0802a964
 8018c78:	0802a924 	.word	0x0802a924
 8018c7c:	0802ab5c 	.word	0x0802ab5c
 8018c80:	0802ab66 	.word	0x0802ab66
 8018c84:	08014a05 	.word	0x08014a05
 8018c88:	08018a0b 	.word	0x08018a0b
 8018c8c:	0802ab62 	.word	0x0802ab62

08018c90 <nan>:
 8018c90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8018c98 <nan+0x8>
 8018c94:	4770      	bx	lr
 8018c96:	bf00      	nop
 8018c98:	00000000 	.word	0x00000000
 8018c9c:	7ff80000 	.word	0x7ff80000

08018ca0 <__sread>:
 8018ca0:	b510      	push	{r4, lr}
 8018ca2:	460c      	mov	r4, r1
 8018ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018ca8:	f000 f9f0 	bl	801908c <_read_r>
 8018cac:	2800      	cmp	r0, #0
 8018cae:	bfab      	itete	ge
 8018cb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018cb2:	89a3      	ldrhlt	r3, [r4, #12]
 8018cb4:	181b      	addge	r3, r3, r0
 8018cb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018cba:	bfac      	ite	ge
 8018cbc:	6563      	strge	r3, [r4, #84]	; 0x54
 8018cbe:	81a3      	strhlt	r3, [r4, #12]
 8018cc0:	bd10      	pop	{r4, pc}

08018cc2 <__swrite>:
 8018cc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cc6:	461f      	mov	r7, r3
 8018cc8:	898b      	ldrh	r3, [r1, #12]
 8018cca:	05db      	lsls	r3, r3, #23
 8018ccc:	4605      	mov	r5, r0
 8018cce:	460c      	mov	r4, r1
 8018cd0:	4616      	mov	r6, r2
 8018cd2:	d505      	bpl.n	8018ce0 <__swrite+0x1e>
 8018cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cd8:	2302      	movs	r3, #2
 8018cda:	2200      	movs	r2, #0
 8018cdc:	f000 f97a 	bl	8018fd4 <_lseek_r>
 8018ce0:	89a3      	ldrh	r3, [r4, #12]
 8018ce2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018ce6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018cea:	81a3      	strh	r3, [r4, #12]
 8018cec:	4632      	mov	r2, r6
 8018cee:	463b      	mov	r3, r7
 8018cf0:	4628      	mov	r0, r5
 8018cf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018cf6:	f000 b88b 	b.w	8018e10 <_write_r>

08018cfa <__sseek>:
 8018cfa:	b510      	push	{r4, lr}
 8018cfc:	460c      	mov	r4, r1
 8018cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d02:	f000 f967 	bl	8018fd4 <_lseek_r>
 8018d06:	1c43      	adds	r3, r0, #1
 8018d08:	89a3      	ldrh	r3, [r4, #12]
 8018d0a:	bf15      	itete	ne
 8018d0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8018d0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018d12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018d16:	81a3      	strheq	r3, [r4, #12]
 8018d18:	bf18      	it	ne
 8018d1a:	81a3      	strhne	r3, [r4, #12]
 8018d1c:	bd10      	pop	{r4, pc}

08018d1e <__sclose>:
 8018d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d22:	f000 b913 	b.w	8018f4c <_close_r>

08018d26 <strncmp>:
 8018d26:	b510      	push	{r4, lr}
 8018d28:	b17a      	cbz	r2, 8018d4a <strncmp+0x24>
 8018d2a:	4603      	mov	r3, r0
 8018d2c:	3901      	subs	r1, #1
 8018d2e:	1884      	adds	r4, r0, r2
 8018d30:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018d34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018d38:	4290      	cmp	r0, r2
 8018d3a:	d101      	bne.n	8018d40 <strncmp+0x1a>
 8018d3c:	42a3      	cmp	r3, r4
 8018d3e:	d101      	bne.n	8018d44 <strncmp+0x1e>
 8018d40:	1a80      	subs	r0, r0, r2
 8018d42:	bd10      	pop	{r4, pc}
 8018d44:	2800      	cmp	r0, #0
 8018d46:	d1f3      	bne.n	8018d30 <strncmp+0xa>
 8018d48:	e7fa      	b.n	8018d40 <strncmp+0x1a>
 8018d4a:	4610      	mov	r0, r2
 8018d4c:	e7f9      	b.n	8018d42 <strncmp+0x1c>
	...

08018d50 <__swbuf_r>:
 8018d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d52:	460e      	mov	r6, r1
 8018d54:	4614      	mov	r4, r2
 8018d56:	4605      	mov	r5, r0
 8018d58:	b118      	cbz	r0, 8018d62 <__swbuf_r+0x12>
 8018d5a:	6983      	ldr	r3, [r0, #24]
 8018d5c:	b90b      	cbnz	r3, 8018d62 <__swbuf_r+0x12>
 8018d5e:	f7fe fb67 	bl	8017430 <__sinit>
 8018d62:	4b21      	ldr	r3, [pc, #132]	; (8018de8 <__swbuf_r+0x98>)
 8018d64:	429c      	cmp	r4, r3
 8018d66:	d12b      	bne.n	8018dc0 <__swbuf_r+0x70>
 8018d68:	686c      	ldr	r4, [r5, #4]
 8018d6a:	69a3      	ldr	r3, [r4, #24]
 8018d6c:	60a3      	str	r3, [r4, #8]
 8018d6e:	89a3      	ldrh	r3, [r4, #12]
 8018d70:	071a      	lsls	r2, r3, #28
 8018d72:	d52f      	bpl.n	8018dd4 <__swbuf_r+0x84>
 8018d74:	6923      	ldr	r3, [r4, #16]
 8018d76:	b36b      	cbz	r3, 8018dd4 <__swbuf_r+0x84>
 8018d78:	6923      	ldr	r3, [r4, #16]
 8018d7a:	6820      	ldr	r0, [r4, #0]
 8018d7c:	1ac0      	subs	r0, r0, r3
 8018d7e:	6963      	ldr	r3, [r4, #20]
 8018d80:	b2f6      	uxtb	r6, r6
 8018d82:	4283      	cmp	r3, r0
 8018d84:	4637      	mov	r7, r6
 8018d86:	dc04      	bgt.n	8018d92 <__swbuf_r+0x42>
 8018d88:	4621      	mov	r1, r4
 8018d8a:	4628      	mov	r0, r5
 8018d8c:	f7fe fabc 	bl	8017308 <_fflush_r>
 8018d90:	bb30      	cbnz	r0, 8018de0 <__swbuf_r+0x90>
 8018d92:	68a3      	ldr	r3, [r4, #8]
 8018d94:	3b01      	subs	r3, #1
 8018d96:	60a3      	str	r3, [r4, #8]
 8018d98:	6823      	ldr	r3, [r4, #0]
 8018d9a:	1c5a      	adds	r2, r3, #1
 8018d9c:	6022      	str	r2, [r4, #0]
 8018d9e:	701e      	strb	r6, [r3, #0]
 8018da0:	6963      	ldr	r3, [r4, #20]
 8018da2:	3001      	adds	r0, #1
 8018da4:	4283      	cmp	r3, r0
 8018da6:	d004      	beq.n	8018db2 <__swbuf_r+0x62>
 8018da8:	89a3      	ldrh	r3, [r4, #12]
 8018daa:	07db      	lsls	r3, r3, #31
 8018dac:	d506      	bpl.n	8018dbc <__swbuf_r+0x6c>
 8018dae:	2e0a      	cmp	r6, #10
 8018db0:	d104      	bne.n	8018dbc <__swbuf_r+0x6c>
 8018db2:	4621      	mov	r1, r4
 8018db4:	4628      	mov	r0, r5
 8018db6:	f7fe faa7 	bl	8017308 <_fflush_r>
 8018dba:	b988      	cbnz	r0, 8018de0 <__swbuf_r+0x90>
 8018dbc:	4638      	mov	r0, r7
 8018dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dc0:	4b0a      	ldr	r3, [pc, #40]	; (8018dec <__swbuf_r+0x9c>)
 8018dc2:	429c      	cmp	r4, r3
 8018dc4:	d101      	bne.n	8018dca <__swbuf_r+0x7a>
 8018dc6:	68ac      	ldr	r4, [r5, #8]
 8018dc8:	e7cf      	b.n	8018d6a <__swbuf_r+0x1a>
 8018dca:	4b09      	ldr	r3, [pc, #36]	; (8018df0 <__swbuf_r+0xa0>)
 8018dcc:	429c      	cmp	r4, r3
 8018dce:	bf08      	it	eq
 8018dd0:	68ec      	ldreq	r4, [r5, #12]
 8018dd2:	e7ca      	b.n	8018d6a <__swbuf_r+0x1a>
 8018dd4:	4621      	mov	r1, r4
 8018dd6:	4628      	mov	r0, r5
 8018dd8:	f000 f82c 	bl	8018e34 <__swsetup_r>
 8018ddc:	2800      	cmp	r0, #0
 8018dde:	d0cb      	beq.n	8018d78 <__swbuf_r+0x28>
 8018de0:	f04f 37ff 	mov.w	r7, #4294967295
 8018de4:	e7ea      	b.n	8018dbc <__swbuf_r+0x6c>
 8018de6:	bf00      	nop
 8018de8:	0802a944 	.word	0x0802a944
 8018dec:	0802a964 	.word	0x0802a964
 8018df0:	0802a924 	.word	0x0802a924

08018df4 <__ascii_wctomb>:
 8018df4:	b149      	cbz	r1, 8018e0a <__ascii_wctomb+0x16>
 8018df6:	2aff      	cmp	r2, #255	; 0xff
 8018df8:	bf85      	ittet	hi
 8018dfa:	238a      	movhi	r3, #138	; 0x8a
 8018dfc:	6003      	strhi	r3, [r0, #0]
 8018dfe:	700a      	strbls	r2, [r1, #0]
 8018e00:	f04f 30ff 	movhi.w	r0, #4294967295
 8018e04:	bf98      	it	ls
 8018e06:	2001      	movls	r0, #1
 8018e08:	4770      	bx	lr
 8018e0a:	4608      	mov	r0, r1
 8018e0c:	4770      	bx	lr
	...

08018e10 <_write_r>:
 8018e10:	b538      	push	{r3, r4, r5, lr}
 8018e12:	4d07      	ldr	r5, [pc, #28]	; (8018e30 <_write_r+0x20>)
 8018e14:	4604      	mov	r4, r0
 8018e16:	4608      	mov	r0, r1
 8018e18:	4611      	mov	r1, r2
 8018e1a:	2200      	movs	r2, #0
 8018e1c:	602a      	str	r2, [r5, #0]
 8018e1e:	461a      	mov	r2, r3
 8018e20:	f7fa fd01 	bl	8013826 <_write>
 8018e24:	1c43      	adds	r3, r0, #1
 8018e26:	d102      	bne.n	8018e2e <_write_r+0x1e>
 8018e28:	682b      	ldr	r3, [r5, #0]
 8018e2a:	b103      	cbz	r3, 8018e2e <_write_r+0x1e>
 8018e2c:	6023      	str	r3, [r4, #0]
 8018e2e:	bd38      	pop	{r3, r4, r5, pc}
 8018e30:	20002a84 	.word	0x20002a84

08018e34 <__swsetup_r>:
 8018e34:	4b32      	ldr	r3, [pc, #200]	; (8018f00 <__swsetup_r+0xcc>)
 8018e36:	b570      	push	{r4, r5, r6, lr}
 8018e38:	681d      	ldr	r5, [r3, #0]
 8018e3a:	4606      	mov	r6, r0
 8018e3c:	460c      	mov	r4, r1
 8018e3e:	b125      	cbz	r5, 8018e4a <__swsetup_r+0x16>
 8018e40:	69ab      	ldr	r3, [r5, #24]
 8018e42:	b913      	cbnz	r3, 8018e4a <__swsetup_r+0x16>
 8018e44:	4628      	mov	r0, r5
 8018e46:	f7fe faf3 	bl	8017430 <__sinit>
 8018e4a:	4b2e      	ldr	r3, [pc, #184]	; (8018f04 <__swsetup_r+0xd0>)
 8018e4c:	429c      	cmp	r4, r3
 8018e4e:	d10f      	bne.n	8018e70 <__swsetup_r+0x3c>
 8018e50:	686c      	ldr	r4, [r5, #4]
 8018e52:	89a3      	ldrh	r3, [r4, #12]
 8018e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018e58:	0719      	lsls	r1, r3, #28
 8018e5a:	d42c      	bmi.n	8018eb6 <__swsetup_r+0x82>
 8018e5c:	06dd      	lsls	r5, r3, #27
 8018e5e:	d411      	bmi.n	8018e84 <__swsetup_r+0x50>
 8018e60:	2309      	movs	r3, #9
 8018e62:	6033      	str	r3, [r6, #0]
 8018e64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018e68:	81a3      	strh	r3, [r4, #12]
 8018e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8018e6e:	e03e      	b.n	8018eee <__swsetup_r+0xba>
 8018e70:	4b25      	ldr	r3, [pc, #148]	; (8018f08 <__swsetup_r+0xd4>)
 8018e72:	429c      	cmp	r4, r3
 8018e74:	d101      	bne.n	8018e7a <__swsetup_r+0x46>
 8018e76:	68ac      	ldr	r4, [r5, #8]
 8018e78:	e7eb      	b.n	8018e52 <__swsetup_r+0x1e>
 8018e7a:	4b24      	ldr	r3, [pc, #144]	; (8018f0c <__swsetup_r+0xd8>)
 8018e7c:	429c      	cmp	r4, r3
 8018e7e:	bf08      	it	eq
 8018e80:	68ec      	ldreq	r4, [r5, #12]
 8018e82:	e7e6      	b.n	8018e52 <__swsetup_r+0x1e>
 8018e84:	0758      	lsls	r0, r3, #29
 8018e86:	d512      	bpl.n	8018eae <__swsetup_r+0x7a>
 8018e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018e8a:	b141      	cbz	r1, 8018e9e <__swsetup_r+0x6a>
 8018e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018e90:	4299      	cmp	r1, r3
 8018e92:	d002      	beq.n	8018e9a <__swsetup_r+0x66>
 8018e94:	4630      	mov	r0, r6
 8018e96:	f7fb fc35 	bl	8014704 <_free_r>
 8018e9a:	2300      	movs	r3, #0
 8018e9c:	6363      	str	r3, [r4, #52]	; 0x34
 8018e9e:	89a3      	ldrh	r3, [r4, #12]
 8018ea0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018ea4:	81a3      	strh	r3, [r4, #12]
 8018ea6:	2300      	movs	r3, #0
 8018ea8:	6063      	str	r3, [r4, #4]
 8018eaa:	6923      	ldr	r3, [r4, #16]
 8018eac:	6023      	str	r3, [r4, #0]
 8018eae:	89a3      	ldrh	r3, [r4, #12]
 8018eb0:	f043 0308 	orr.w	r3, r3, #8
 8018eb4:	81a3      	strh	r3, [r4, #12]
 8018eb6:	6923      	ldr	r3, [r4, #16]
 8018eb8:	b94b      	cbnz	r3, 8018ece <__swsetup_r+0x9a>
 8018eba:	89a3      	ldrh	r3, [r4, #12]
 8018ebc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018ec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018ec4:	d003      	beq.n	8018ece <__swsetup_r+0x9a>
 8018ec6:	4621      	mov	r1, r4
 8018ec8:	4630      	mov	r0, r6
 8018eca:	f7fe fee9 	bl	8017ca0 <__smakebuf_r>
 8018ece:	89a0      	ldrh	r0, [r4, #12]
 8018ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018ed4:	f010 0301 	ands.w	r3, r0, #1
 8018ed8:	d00a      	beq.n	8018ef0 <__swsetup_r+0xbc>
 8018eda:	2300      	movs	r3, #0
 8018edc:	60a3      	str	r3, [r4, #8]
 8018ede:	6963      	ldr	r3, [r4, #20]
 8018ee0:	425b      	negs	r3, r3
 8018ee2:	61a3      	str	r3, [r4, #24]
 8018ee4:	6923      	ldr	r3, [r4, #16]
 8018ee6:	b943      	cbnz	r3, 8018efa <__swsetup_r+0xc6>
 8018ee8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018eec:	d1ba      	bne.n	8018e64 <__swsetup_r+0x30>
 8018eee:	bd70      	pop	{r4, r5, r6, pc}
 8018ef0:	0781      	lsls	r1, r0, #30
 8018ef2:	bf58      	it	pl
 8018ef4:	6963      	ldrpl	r3, [r4, #20]
 8018ef6:	60a3      	str	r3, [r4, #8]
 8018ef8:	e7f4      	b.n	8018ee4 <__swsetup_r+0xb0>
 8018efa:	2000      	movs	r0, #0
 8018efc:	e7f7      	b.n	8018eee <__swsetup_r+0xba>
 8018efe:	bf00      	nop
 8018f00:	20000194 	.word	0x20000194
 8018f04:	0802a944 	.word	0x0802a944
 8018f08:	0802a964 	.word	0x0802a964
 8018f0c:	0802a924 	.word	0x0802a924

08018f10 <__assert_func>:
 8018f10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018f12:	4614      	mov	r4, r2
 8018f14:	461a      	mov	r2, r3
 8018f16:	4b09      	ldr	r3, [pc, #36]	; (8018f3c <__assert_func+0x2c>)
 8018f18:	681b      	ldr	r3, [r3, #0]
 8018f1a:	4605      	mov	r5, r0
 8018f1c:	68d8      	ldr	r0, [r3, #12]
 8018f1e:	b14c      	cbz	r4, 8018f34 <__assert_func+0x24>
 8018f20:	4b07      	ldr	r3, [pc, #28]	; (8018f40 <__assert_func+0x30>)
 8018f22:	9100      	str	r1, [sp, #0]
 8018f24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018f28:	4906      	ldr	r1, [pc, #24]	; (8018f44 <__assert_func+0x34>)
 8018f2a:	462b      	mov	r3, r5
 8018f2c:	f000 f81e 	bl	8018f6c <fiprintf>
 8018f30:	f000 f8be 	bl	80190b0 <abort>
 8018f34:	4b04      	ldr	r3, [pc, #16]	; (8018f48 <__assert_func+0x38>)
 8018f36:	461c      	mov	r4, r3
 8018f38:	e7f3      	b.n	8018f22 <__assert_func+0x12>
 8018f3a:	bf00      	nop
 8018f3c:	20000194 	.word	0x20000194
 8018f40:	0802ab6d 	.word	0x0802ab6d
 8018f44:	0802ab7a 	.word	0x0802ab7a
 8018f48:	0802aba8 	.word	0x0802aba8

08018f4c <_close_r>:
 8018f4c:	b538      	push	{r3, r4, r5, lr}
 8018f4e:	4d06      	ldr	r5, [pc, #24]	; (8018f68 <_close_r+0x1c>)
 8018f50:	2300      	movs	r3, #0
 8018f52:	4604      	mov	r4, r0
 8018f54:	4608      	mov	r0, r1
 8018f56:	602b      	str	r3, [r5, #0]
 8018f58:	f7ea fb4f 	bl	80035fa <_close>
 8018f5c:	1c43      	adds	r3, r0, #1
 8018f5e:	d102      	bne.n	8018f66 <_close_r+0x1a>
 8018f60:	682b      	ldr	r3, [r5, #0]
 8018f62:	b103      	cbz	r3, 8018f66 <_close_r+0x1a>
 8018f64:	6023      	str	r3, [r4, #0]
 8018f66:	bd38      	pop	{r3, r4, r5, pc}
 8018f68:	20002a84 	.word	0x20002a84

08018f6c <fiprintf>:
 8018f6c:	b40e      	push	{r1, r2, r3}
 8018f6e:	b503      	push	{r0, r1, lr}
 8018f70:	4601      	mov	r1, r0
 8018f72:	ab03      	add	r3, sp, #12
 8018f74:	4805      	ldr	r0, [pc, #20]	; (8018f8c <fiprintf+0x20>)
 8018f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8018f7a:	6800      	ldr	r0, [r0, #0]
 8018f7c:	9301      	str	r3, [sp, #4]
 8018f7e:	f7ff fd57 	bl	8018a30 <_vfiprintf_r>
 8018f82:	b002      	add	sp, #8
 8018f84:	f85d eb04 	ldr.w	lr, [sp], #4
 8018f88:	b003      	add	sp, #12
 8018f8a:	4770      	bx	lr
 8018f8c:	20000194 	.word	0x20000194

08018f90 <_fstat_r>:
 8018f90:	b538      	push	{r3, r4, r5, lr}
 8018f92:	4d07      	ldr	r5, [pc, #28]	; (8018fb0 <_fstat_r+0x20>)
 8018f94:	2300      	movs	r3, #0
 8018f96:	4604      	mov	r4, r0
 8018f98:	4608      	mov	r0, r1
 8018f9a:	4611      	mov	r1, r2
 8018f9c:	602b      	str	r3, [r5, #0]
 8018f9e:	f7ea fb38 	bl	8003612 <_fstat>
 8018fa2:	1c43      	adds	r3, r0, #1
 8018fa4:	d102      	bne.n	8018fac <_fstat_r+0x1c>
 8018fa6:	682b      	ldr	r3, [r5, #0]
 8018fa8:	b103      	cbz	r3, 8018fac <_fstat_r+0x1c>
 8018faa:	6023      	str	r3, [r4, #0]
 8018fac:	bd38      	pop	{r3, r4, r5, pc}
 8018fae:	bf00      	nop
 8018fb0:	20002a84 	.word	0x20002a84

08018fb4 <_isatty_r>:
 8018fb4:	b538      	push	{r3, r4, r5, lr}
 8018fb6:	4d06      	ldr	r5, [pc, #24]	; (8018fd0 <_isatty_r+0x1c>)
 8018fb8:	2300      	movs	r3, #0
 8018fba:	4604      	mov	r4, r0
 8018fbc:	4608      	mov	r0, r1
 8018fbe:	602b      	str	r3, [r5, #0]
 8018fc0:	f7ea fb37 	bl	8003632 <_isatty>
 8018fc4:	1c43      	adds	r3, r0, #1
 8018fc6:	d102      	bne.n	8018fce <_isatty_r+0x1a>
 8018fc8:	682b      	ldr	r3, [r5, #0]
 8018fca:	b103      	cbz	r3, 8018fce <_isatty_r+0x1a>
 8018fcc:	6023      	str	r3, [r4, #0]
 8018fce:	bd38      	pop	{r3, r4, r5, pc}
 8018fd0:	20002a84 	.word	0x20002a84

08018fd4 <_lseek_r>:
 8018fd4:	b538      	push	{r3, r4, r5, lr}
 8018fd6:	4d07      	ldr	r5, [pc, #28]	; (8018ff4 <_lseek_r+0x20>)
 8018fd8:	4604      	mov	r4, r0
 8018fda:	4608      	mov	r0, r1
 8018fdc:	4611      	mov	r1, r2
 8018fde:	2200      	movs	r2, #0
 8018fe0:	602a      	str	r2, [r5, #0]
 8018fe2:	461a      	mov	r2, r3
 8018fe4:	f7ea fb30 	bl	8003648 <_lseek>
 8018fe8:	1c43      	adds	r3, r0, #1
 8018fea:	d102      	bne.n	8018ff2 <_lseek_r+0x1e>
 8018fec:	682b      	ldr	r3, [r5, #0]
 8018fee:	b103      	cbz	r3, 8018ff2 <_lseek_r+0x1e>
 8018ff0:	6023      	str	r3, [r4, #0]
 8018ff2:	bd38      	pop	{r3, r4, r5, pc}
 8018ff4:	20002a84 	.word	0x20002a84

08018ff8 <memmove>:
 8018ff8:	4288      	cmp	r0, r1
 8018ffa:	b510      	push	{r4, lr}
 8018ffc:	eb01 0402 	add.w	r4, r1, r2
 8019000:	d902      	bls.n	8019008 <memmove+0x10>
 8019002:	4284      	cmp	r4, r0
 8019004:	4623      	mov	r3, r4
 8019006:	d807      	bhi.n	8019018 <memmove+0x20>
 8019008:	1e43      	subs	r3, r0, #1
 801900a:	42a1      	cmp	r1, r4
 801900c:	d008      	beq.n	8019020 <memmove+0x28>
 801900e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019012:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019016:	e7f8      	b.n	801900a <memmove+0x12>
 8019018:	4402      	add	r2, r0
 801901a:	4601      	mov	r1, r0
 801901c:	428a      	cmp	r2, r1
 801901e:	d100      	bne.n	8019022 <memmove+0x2a>
 8019020:	bd10      	pop	{r4, pc}
 8019022:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019026:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801902a:	e7f7      	b.n	801901c <memmove+0x24>

0801902c <_realloc_r>:
 801902c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019030:	4680      	mov	r8, r0
 8019032:	4614      	mov	r4, r2
 8019034:	460e      	mov	r6, r1
 8019036:	b921      	cbnz	r1, 8019042 <_realloc_r+0x16>
 8019038:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801903c:	4611      	mov	r1, r2
 801903e:	f7fb bbcd 	b.w	80147dc <_malloc_r>
 8019042:	b92a      	cbnz	r2, 8019050 <_realloc_r+0x24>
 8019044:	f7fb fb5e 	bl	8014704 <_free_r>
 8019048:	4625      	mov	r5, r4
 801904a:	4628      	mov	r0, r5
 801904c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019050:	f000 f835 	bl	80190be <_malloc_usable_size_r>
 8019054:	4284      	cmp	r4, r0
 8019056:	4607      	mov	r7, r0
 8019058:	d802      	bhi.n	8019060 <_realloc_r+0x34>
 801905a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801905e:	d812      	bhi.n	8019086 <_realloc_r+0x5a>
 8019060:	4621      	mov	r1, r4
 8019062:	4640      	mov	r0, r8
 8019064:	f7fb fbba 	bl	80147dc <_malloc_r>
 8019068:	4605      	mov	r5, r0
 801906a:	2800      	cmp	r0, #0
 801906c:	d0ed      	beq.n	801904a <_realloc_r+0x1e>
 801906e:	42bc      	cmp	r4, r7
 8019070:	4622      	mov	r2, r4
 8019072:	4631      	mov	r1, r6
 8019074:	bf28      	it	cs
 8019076:	463a      	movcs	r2, r7
 8019078:	f7fe fe64 	bl	8017d44 <memcpy>
 801907c:	4631      	mov	r1, r6
 801907e:	4640      	mov	r0, r8
 8019080:	f7fb fb40 	bl	8014704 <_free_r>
 8019084:	e7e1      	b.n	801904a <_realloc_r+0x1e>
 8019086:	4635      	mov	r5, r6
 8019088:	e7df      	b.n	801904a <_realloc_r+0x1e>
	...

0801908c <_read_r>:
 801908c:	b538      	push	{r3, r4, r5, lr}
 801908e:	4d07      	ldr	r5, [pc, #28]	; (80190ac <_read_r+0x20>)
 8019090:	4604      	mov	r4, r0
 8019092:	4608      	mov	r0, r1
 8019094:	4611      	mov	r1, r2
 8019096:	2200      	movs	r2, #0
 8019098:	602a      	str	r2, [r5, #0]
 801909a:	461a      	mov	r2, r3
 801909c:	f7ea fa90 	bl	80035c0 <_read>
 80190a0:	1c43      	adds	r3, r0, #1
 80190a2:	d102      	bne.n	80190aa <_read_r+0x1e>
 80190a4:	682b      	ldr	r3, [r5, #0]
 80190a6:	b103      	cbz	r3, 80190aa <_read_r+0x1e>
 80190a8:	6023      	str	r3, [r4, #0]
 80190aa:	bd38      	pop	{r3, r4, r5, pc}
 80190ac:	20002a84 	.word	0x20002a84

080190b0 <abort>:
 80190b0:	b508      	push	{r3, lr}
 80190b2:	2006      	movs	r0, #6
 80190b4:	f000 f834 	bl	8019120 <raise>
 80190b8:	2001      	movs	r0, #1
 80190ba:	f7ea fa77 	bl	80035ac <_exit>

080190be <_malloc_usable_size_r>:
 80190be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80190c2:	1f18      	subs	r0, r3, #4
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	bfbc      	itt	lt
 80190c8:	580b      	ldrlt	r3, [r1, r0]
 80190ca:	18c0      	addlt	r0, r0, r3
 80190cc:	4770      	bx	lr

080190ce <_raise_r>:
 80190ce:	291f      	cmp	r1, #31
 80190d0:	b538      	push	{r3, r4, r5, lr}
 80190d2:	4604      	mov	r4, r0
 80190d4:	460d      	mov	r5, r1
 80190d6:	d904      	bls.n	80190e2 <_raise_r+0x14>
 80190d8:	2316      	movs	r3, #22
 80190da:	6003      	str	r3, [r0, #0]
 80190dc:	f04f 30ff 	mov.w	r0, #4294967295
 80190e0:	bd38      	pop	{r3, r4, r5, pc}
 80190e2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80190e4:	b112      	cbz	r2, 80190ec <_raise_r+0x1e>
 80190e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80190ea:	b94b      	cbnz	r3, 8019100 <_raise_r+0x32>
 80190ec:	4620      	mov	r0, r4
 80190ee:	f000 f831 	bl	8019154 <_getpid_r>
 80190f2:	462a      	mov	r2, r5
 80190f4:	4601      	mov	r1, r0
 80190f6:	4620      	mov	r0, r4
 80190f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80190fc:	f000 b818 	b.w	8019130 <_kill_r>
 8019100:	2b01      	cmp	r3, #1
 8019102:	d00a      	beq.n	801911a <_raise_r+0x4c>
 8019104:	1c59      	adds	r1, r3, #1
 8019106:	d103      	bne.n	8019110 <_raise_r+0x42>
 8019108:	2316      	movs	r3, #22
 801910a:	6003      	str	r3, [r0, #0]
 801910c:	2001      	movs	r0, #1
 801910e:	e7e7      	b.n	80190e0 <_raise_r+0x12>
 8019110:	2400      	movs	r4, #0
 8019112:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8019116:	4628      	mov	r0, r5
 8019118:	4798      	blx	r3
 801911a:	2000      	movs	r0, #0
 801911c:	e7e0      	b.n	80190e0 <_raise_r+0x12>
	...

08019120 <raise>:
 8019120:	4b02      	ldr	r3, [pc, #8]	; (801912c <raise+0xc>)
 8019122:	4601      	mov	r1, r0
 8019124:	6818      	ldr	r0, [r3, #0]
 8019126:	f7ff bfd2 	b.w	80190ce <_raise_r>
 801912a:	bf00      	nop
 801912c:	20000194 	.word	0x20000194

08019130 <_kill_r>:
 8019130:	b538      	push	{r3, r4, r5, lr}
 8019132:	4d07      	ldr	r5, [pc, #28]	; (8019150 <_kill_r+0x20>)
 8019134:	2300      	movs	r3, #0
 8019136:	4604      	mov	r4, r0
 8019138:	4608      	mov	r0, r1
 801913a:	4611      	mov	r1, r2
 801913c:	602b      	str	r3, [r5, #0]
 801913e:	f7ea fa25 	bl	800358c <_kill>
 8019142:	1c43      	adds	r3, r0, #1
 8019144:	d102      	bne.n	801914c <_kill_r+0x1c>
 8019146:	682b      	ldr	r3, [r5, #0]
 8019148:	b103      	cbz	r3, 801914c <_kill_r+0x1c>
 801914a:	6023      	str	r3, [r4, #0]
 801914c:	bd38      	pop	{r3, r4, r5, pc}
 801914e:	bf00      	nop
 8019150:	20002a84 	.word	0x20002a84

08019154 <_getpid_r>:
 8019154:	f7ea ba12 	b.w	800357c <_getpid>

08019158 <_init>:
 8019158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801915a:	bf00      	nop
 801915c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801915e:	bc08      	pop	{r3}
 8019160:	469e      	mov	lr, r3
 8019162:	4770      	bx	lr

08019164 <_fini>:
 8019164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019166:	bf00      	nop
 8019168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801916a:	bc08      	pop	{r3}
 801916c:	469e      	mov	lr, r3
 801916e:	4770      	bx	lr
