module top_module (
    input a, 
    input b, 
    output q
);

    assign q = a & b; // Perform AND operation between input a and b

endmodule
