{
	"design__instance__count__setup_buffer": 0,
	"design__instance__count__hold_buffer": 64,
	"design__instance__displacement__total": 1180.1,
	"design__instance__displacement__mean": 1.669,
	"design__instance__displacement__max": 30.48,
	"route__wirelength__estimated": 13457.7,
	"design__violations": 0,
	"design__io": 64,
	"design__die__area": 19392.2,
	"design__core__area": 13892.9,
	"design__instance__count": 707,
	"design__instance__area": 9191.75,
	"design__instance__count__stdcell": 707,
	"design__instance__area__stdcell": 9191.75,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.661617,
	"design__instance__utilization__stdcell": 0.661617,
	"design__rows": 31,
	"design__rows:CoreSite": 31,
	"design__sites": 7657,
	"design__sites:CoreSite": 7657,
	"design__instance__count__class:clock_buffer": 9,
	"design__instance__area__class:clock_buffer": 408.24,
	"design__instance__count__class:timing_repair_buffer": 156,
	"design__instance__area__class:timing_repair_buffer": 1712.79,
	"design__instance__count__class:inverter": 36,
	"design__instance__area__class:inverter": 195.955,
	"design__instance__count__class:clock_inverter": 5,
	"design__instance__area__class:clock_inverter": 27.216,
	"design__instance__count__class:sequential_cell": 43,
	"design__instance__area__class:sequential_cell": 2106.52,
	"design__instance__count__class:multi_input_combinational_cell": 458,
	"design__instance__area__class:multi_input_combinational_cell": 4741.03,
	"design__instance__count": 707,
	"design__instance__area": 9191.75,
	"flow__warnings__count": 0,
	"flow__errors__count": 0,
	"flow__warnings__type_count": 0
}