// Seed: 533148943
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  static logic [1 : -1] id_11;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_2 = -1 - id_3 - id_1;
  parameter id_4 = (1);
  logic id_5 = 'd0, id_6;
  assign id_2 = id_6;
  logic [-1 : -1] id_7;
  ;
  module_0 modCall_1 ();
endmodule
