-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_pu_conversion\uz_pu_con_ip.vhd
-- Created: 2022-08-09 11:15:22
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pu_con_ip
-- Source Path: uz_pu_con_ip
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pu_con_ip IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        in0                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in1                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in2                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in3                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in4                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in5                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in6                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in7                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in8                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in9                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in10                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in11                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in12                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in13                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in14                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in15                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in16                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in17                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in18                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in19                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in20                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in21                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in22                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in23                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in24                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in25                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in26                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in27                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in28                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in29                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in30                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        in31                              :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        adc_valid_trigger                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        out0                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out2                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out3                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out4                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out5                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out6                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out7                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out8                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out9                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out10                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out11                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out12                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out13                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out14                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out15                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out16                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out17                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out18                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out19                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out20                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out21                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out22                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out23                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out24                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out25                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out26                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out27                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out28                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out29                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out30                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        out31                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        pu_conv_done                      :   OUT   std_logic;  -- ufix1
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END uz_pu_con_ip;


ARCHITECTURE rtl OF uz_pu_con_ip IS

  -- Component Declarations
  COMPONENT uz_pu_con_ip_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pu_con_ip_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_out0_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out1_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out2_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out3_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out4_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out5_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out6_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out7_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out8_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out9_AXI                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out10_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out11_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out12_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out13_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out14_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out16_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out15_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out17_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out18_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out19_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out20_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out21_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out22_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out23_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out24_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out25_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out26_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out27_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out28_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out29_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out30_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          read_out31_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_AXI_pu_conv_in0           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in1           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in2           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in3           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in4           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in5           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in6           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in7           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in8           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in9           :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in10          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in11          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in12          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in13          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in14          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in15          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in16          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in17          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in18          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in19          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in20          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in21          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in22          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in23          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in24          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in25          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in26          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in27          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in28          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in29          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in30          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          write_AXI_pu_conv_in31          :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT uz_pu_con_ip_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          in0                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in1                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in2                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in3                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in4                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in5                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in6                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in7                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in8                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in9                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in10                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in11                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in12                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in13                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in14                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in15                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in16                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in17                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in18                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in19                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in20                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in21                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in22                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in23                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in24                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in25                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in26                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in27                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in28                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in29                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in30                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in31                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          AXI_pu_conv_in0                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in1                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in2                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in3                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in4                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in5                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in6                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in7                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in8                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in9                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in10                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in11                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in12                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in13                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in14                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in15                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in16                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in17                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in18                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in19                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in20                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in21                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in22                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in23                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in24                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in25                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in26                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in27                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in28                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in29                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in30                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in31                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          adc_valid_trigger               :   IN    std_logic;  -- ufix1
          out0                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out2                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out3                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out4                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out5                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out6                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out7                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out8                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out9                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out10                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out11                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out12                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out13                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out14                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out15                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out16                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out17                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out18                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out19                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out20                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out21                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out22                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out23                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out24                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out25                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out26                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out27                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out28                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out29                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out30                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out31                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          pu_conv_done                    :   OUT   std_logic;  -- ufix1
          out0_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out1_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out2_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out3_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out4_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out5_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out6_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out7_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out8_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out9_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out10_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out11_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out12_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out13_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out14_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out15_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out16_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out17_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out18_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out19_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out20_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out21_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out22_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out23_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out24_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out25_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out26_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out27_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out28_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out29_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out30_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out31_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En15
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pu_con_ip_reset_sync
    USE ENTITY work.uz_pu_con_ip_reset_sync(rtl);

  FOR ALL : uz_pu_con_ip_axi_lite
    USE ENTITY work.uz_pu_con_ip_axi_lite(rtl);

  FOR ALL : uz_pu_con_ip_dut
    USE ENTITY work.uz_pu_con_ip_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL in0_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in0_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in1_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in1_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in2_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in2_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in3_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in3_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in4_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in4_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in5_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in5_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in6_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in6_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in7_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in7_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in8_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in8_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in9_unsigned                     : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in9_sig                          : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in10_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in10_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in11_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in11_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in12_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in12_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in13_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in13_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in14_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in14_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in15_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in15_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in16_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in16_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in17_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in17_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in18_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in18_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in19_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in19_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in20_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in20_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in21_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in21_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in22_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in22_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in23_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in23_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in24_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in24_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in25_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in25_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in26_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in26_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in27_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in27_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in28_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in28_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in29_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in29_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in30_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in30_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL in31_unsigned                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL in31_sig                         : signed(26 DOWNTO 0);  -- sfix27_En15
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL out0_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out1_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out2_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out3_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out4_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out5_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out6_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out7_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out8_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out9_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out10_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out11_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out12_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out13_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out14_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out16_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out15_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out17_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out18_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out19_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out20_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out21_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out22_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out23_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out24_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out25_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out26_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out27_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out28_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out29_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out30_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out31_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_AXI_pu_conv_in0            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in1            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in2            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in3            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in4            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in5            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in6            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in7            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in8            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in9            : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in10           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in11           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in12           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in13           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in14           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in15           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in16           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in17           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in18           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in19           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in20           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in21           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in22           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in23           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in24           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in25           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in26           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in27           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in28           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in29           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in30           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_AXI_pu_conv_in31           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out0_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out1_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out2_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out3_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out4_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out5_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out6_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out7_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out8_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out9_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out10_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out11_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out12_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out13_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out14_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out15_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out16_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out17_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out18_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out19_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out20_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out21_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out22_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out23_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out24_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out25_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out26_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out27_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out28_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out29_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out30_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out31_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL pu_conv_done_sig                 : std_logic;  -- ufix1
  SIGNAL out0_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out0_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out1_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out1_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out2_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out2_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out3_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out3_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out4_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out4_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out5_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out5_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out6_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out6_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out7_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out7_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out8_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out8_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out9_sig_signed                  : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out9_tmp                         : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out10_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out10_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out11_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out11_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out12_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out12_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out13_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out13_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out14_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out14_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out15_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out15_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out16_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out16_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out17_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out17_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out18_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out18_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out19_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out19_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out20_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out20_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out21_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out21_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out22_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out22_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out23_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out23_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out24_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out24_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out25_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out25_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out26_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out26_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out27_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out27_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out28_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out28_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out29_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out29_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out30_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out30_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL out31_sig_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL out31_tmp                        : unsigned(17 DOWNTO 0);  -- ufix18

BEGIN
  u_uz_pu_con_ip_reset_sync_inst : uz_pu_con_ip_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_uz_pu_con_ip_axi_lite_inst : uz_pu_con_ip_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_out0_AXI => out0_AXI_sig,  -- sfix18_En15
              read_out1_AXI => out1_AXI_sig,  -- sfix18_En15
              read_out2_AXI => out2_AXI_sig,  -- sfix18_En15
              read_out3_AXI => out3_AXI_sig,  -- sfix18_En15
              read_out4_AXI => out4_AXI_sig,  -- sfix18_En15
              read_out5_AXI => out5_AXI_sig,  -- sfix18_En15
              read_out6_AXI => out6_AXI_sig,  -- sfix18_En15
              read_out7_AXI => out7_AXI_sig,  -- sfix18_En15
              read_out8_AXI => out8_AXI_sig,  -- sfix18_En15
              read_out9_AXI => out9_AXI_sig,  -- sfix18_En15
              read_out10_AXI => out10_AXI_sig,  -- sfix18_En15
              read_out11_AXI => out11_AXI_sig,  -- sfix18_En15
              read_out12_AXI => out12_AXI_sig,  -- sfix18_En15
              read_out13_AXI => out13_AXI_sig,  -- sfix18_En15
              read_out14_AXI => out14_AXI_sig,  -- sfix18_En15
              read_out16_AXI => out16_AXI_sig,  -- sfix18_En15
              read_out15_AXI => out15_AXI_sig,  -- sfix18_En15
              read_out17_AXI => out17_AXI_sig,  -- sfix18_En15
              read_out18_AXI => out18_AXI_sig,  -- sfix18_En15
              read_out19_AXI => out19_AXI_sig,  -- sfix18_En15
              read_out20_AXI => out20_AXI_sig,  -- sfix18_En15
              read_out21_AXI => out21_AXI_sig,  -- sfix18_En15
              read_out22_AXI => out22_AXI_sig,  -- sfix18_En15
              read_out23_AXI => out23_AXI_sig,  -- sfix18_En15
              read_out24_AXI => out24_AXI_sig,  -- sfix18_En15
              read_out25_AXI => out25_AXI_sig,  -- sfix18_En15
              read_out26_AXI => out26_AXI_sig,  -- sfix18_En15
              read_out27_AXI => out27_AXI_sig,  -- sfix18_En15
              read_out28_AXI => out28_AXI_sig,  -- sfix18_En15
              read_out29_AXI => out29_AXI_sig,  -- sfix18_En15
              read_out30_AXI => out30_AXI_sig,  -- sfix18_En15
              read_out31_AXI => out31_AXI_sig,  -- sfix18_En15
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_AXI_pu_conv_in0 => write_AXI_pu_conv_in0,  -- ufix18_En18
              write_AXI_pu_conv_in1 => write_AXI_pu_conv_in1,  -- ufix18_En18
              write_AXI_pu_conv_in2 => write_AXI_pu_conv_in2,  -- ufix18_En18
              write_AXI_pu_conv_in3 => write_AXI_pu_conv_in3,  -- ufix18_En18
              write_AXI_pu_conv_in4 => write_AXI_pu_conv_in4,  -- ufix18_En18
              write_AXI_pu_conv_in5 => write_AXI_pu_conv_in5,  -- ufix18_En18
              write_AXI_pu_conv_in6 => write_AXI_pu_conv_in6,  -- ufix18_En18
              write_AXI_pu_conv_in7 => write_AXI_pu_conv_in7,  -- ufix18_En18
              write_AXI_pu_conv_in8 => write_AXI_pu_conv_in8,  -- ufix18_En18
              write_AXI_pu_conv_in9 => write_AXI_pu_conv_in9,  -- ufix18_En18
              write_AXI_pu_conv_in10 => write_AXI_pu_conv_in10,  -- ufix18_En18
              write_AXI_pu_conv_in11 => write_AXI_pu_conv_in11,  -- ufix18_En18
              write_AXI_pu_conv_in12 => write_AXI_pu_conv_in12,  -- ufix18_En18
              write_AXI_pu_conv_in13 => write_AXI_pu_conv_in13,  -- ufix18_En18
              write_AXI_pu_conv_in14 => write_AXI_pu_conv_in14,  -- ufix18_En18
              write_AXI_pu_conv_in15 => write_AXI_pu_conv_in15,  -- ufix18_En18
              write_AXI_pu_conv_in16 => write_AXI_pu_conv_in16,  -- ufix18_En18
              write_AXI_pu_conv_in17 => write_AXI_pu_conv_in17,  -- ufix18_En18
              write_AXI_pu_conv_in18 => write_AXI_pu_conv_in18,  -- ufix18_En18
              write_AXI_pu_conv_in19 => write_AXI_pu_conv_in19,  -- ufix18_En18
              write_AXI_pu_conv_in20 => write_AXI_pu_conv_in20,  -- ufix18_En18
              write_AXI_pu_conv_in21 => write_AXI_pu_conv_in21,  -- ufix18_En18
              write_AXI_pu_conv_in22 => write_AXI_pu_conv_in22,  -- ufix18_En18
              write_AXI_pu_conv_in23 => write_AXI_pu_conv_in23,  -- ufix18_En18
              write_AXI_pu_conv_in24 => write_AXI_pu_conv_in24,  -- ufix18_En18
              write_AXI_pu_conv_in25 => write_AXI_pu_conv_in25,  -- ufix18_En18
              write_AXI_pu_conv_in26 => write_AXI_pu_conv_in26,  -- ufix18_En18
              write_AXI_pu_conv_in27 => write_AXI_pu_conv_in27,  -- ufix18_En18
              write_AXI_pu_conv_in28 => write_AXI_pu_conv_in28,  -- ufix18_En18
              write_AXI_pu_conv_in29 => write_AXI_pu_conv_in29,  -- ufix18_En18
              write_AXI_pu_conv_in30 => write_AXI_pu_conv_in30,  -- ufix18_En18
              write_AXI_pu_conv_in31 => write_AXI_pu_conv_in31,  -- ufix18_En18
              reset_internal => reset_internal  -- ufix1
              );

  u_uz_pu_con_ip_dut_inst : uz_pu_con_ip_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              in0 => std_logic_vector(in0_sig),  -- sfix27_En15
              in1 => std_logic_vector(in1_sig),  -- sfix27_En15
              in2 => std_logic_vector(in2_sig),  -- sfix27_En15
              in3 => std_logic_vector(in3_sig),  -- sfix27_En15
              in4 => std_logic_vector(in4_sig),  -- sfix27_En15
              in5 => std_logic_vector(in5_sig),  -- sfix27_En15
              in6 => std_logic_vector(in6_sig),  -- sfix27_En15
              in7 => std_logic_vector(in7_sig),  -- sfix27_En15
              in8 => std_logic_vector(in8_sig),  -- sfix27_En15
              in9 => std_logic_vector(in9_sig),  -- sfix27_En15
              in10 => std_logic_vector(in10_sig),  -- sfix27_En15
              in11 => std_logic_vector(in11_sig),  -- sfix27_En15
              in12 => std_logic_vector(in12_sig),  -- sfix27_En15
              in13 => std_logic_vector(in13_sig),  -- sfix27_En15
              in14 => std_logic_vector(in14_sig),  -- sfix27_En15
              in15 => std_logic_vector(in15_sig),  -- sfix27_En15
              in16 => std_logic_vector(in16_sig),  -- sfix27_En15
              in17 => std_logic_vector(in17_sig),  -- sfix27_En15
              in18 => std_logic_vector(in18_sig),  -- sfix27_En15
              in19 => std_logic_vector(in19_sig),  -- sfix27_En15
              in20 => std_logic_vector(in20_sig),  -- sfix27_En15
              in21 => std_logic_vector(in21_sig),  -- sfix27_En15
              in22 => std_logic_vector(in22_sig),  -- sfix27_En15
              in23 => std_logic_vector(in23_sig),  -- sfix27_En15
              in24 => std_logic_vector(in24_sig),  -- sfix27_En15
              in25 => std_logic_vector(in25_sig),  -- sfix27_En15
              in26 => std_logic_vector(in26_sig),  -- sfix27_En15
              in27 => std_logic_vector(in27_sig),  -- sfix27_En15
              in28 => std_logic_vector(in28_sig),  -- sfix27_En15
              in29 => std_logic_vector(in29_sig),  -- sfix27_En15
              in30 => std_logic_vector(in30_sig),  -- sfix27_En15
              in31 => std_logic_vector(in31_sig),  -- sfix27_En15
              AXI_pu_conv_in0 => write_AXI_pu_conv_in0,  -- ufix18_En18
              AXI_pu_conv_in1 => write_AXI_pu_conv_in1,  -- ufix18_En18
              AXI_pu_conv_in2 => write_AXI_pu_conv_in2,  -- ufix18_En18
              AXI_pu_conv_in3 => write_AXI_pu_conv_in3,  -- ufix18_En18
              AXI_pu_conv_in4 => write_AXI_pu_conv_in4,  -- ufix18_En18
              AXI_pu_conv_in5 => write_AXI_pu_conv_in5,  -- ufix18_En18
              AXI_pu_conv_in6 => write_AXI_pu_conv_in6,  -- ufix18_En18
              AXI_pu_conv_in7 => write_AXI_pu_conv_in7,  -- ufix18_En18
              AXI_pu_conv_in8 => write_AXI_pu_conv_in8,  -- ufix18_En18
              AXI_pu_conv_in9 => write_AXI_pu_conv_in9,  -- ufix18_En18
              AXI_pu_conv_in10 => write_AXI_pu_conv_in10,  -- ufix18_En18
              AXI_pu_conv_in11 => write_AXI_pu_conv_in11,  -- ufix18_En18
              AXI_pu_conv_in12 => write_AXI_pu_conv_in12,  -- ufix18_En18
              AXI_pu_conv_in13 => write_AXI_pu_conv_in13,  -- ufix18_En18
              AXI_pu_conv_in14 => write_AXI_pu_conv_in14,  -- ufix18_En18
              AXI_pu_conv_in15 => write_AXI_pu_conv_in15,  -- ufix18_En18
              AXI_pu_conv_in16 => write_AXI_pu_conv_in16,  -- ufix18_En18
              AXI_pu_conv_in17 => write_AXI_pu_conv_in17,  -- ufix18_En18
              AXI_pu_conv_in18 => write_AXI_pu_conv_in18,  -- ufix18_En18
              AXI_pu_conv_in19 => write_AXI_pu_conv_in19,  -- ufix18_En18
              AXI_pu_conv_in20 => write_AXI_pu_conv_in20,  -- ufix18_En18
              AXI_pu_conv_in21 => write_AXI_pu_conv_in21,  -- ufix18_En18
              AXI_pu_conv_in22 => write_AXI_pu_conv_in22,  -- ufix18_En18
              AXI_pu_conv_in23 => write_AXI_pu_conv_in23,  -- ufix18_En18
              AXI_pu_conv_in24 => write_AXI_pu_conv_in24,  -- ufix18_En18
              AXI_pu_conv_in25 => write_AXI_pu_conv_in25,  -- ufix18_En18
              AXI_pu_conv_in26 => write_AXI_pu_conv_in26,  -- ufix18_En18
              AXI_pu_conv_in27 => write_AXI_pu_conv_in27,  -- ufix18_En18
              AXI_pu_conv_in28 => write_AXI_pu_conv_in28,  -- ufix18_En18
              AXI_pu_conv_in29 => write_AXI_pu_conv_in29,  -- ufix18_En18
              AXI_pu_conv_in30 => write_AXI_pu_conv_in30,  -- ufix18_En18
              AXI_pu_conv_in31 => write_AXI_pu_conv_in31,  -- ufix18_En18
              adc_valid_trigger => adc_valid_trigger,  -- ufix1
              out0 => out0_sig,  -- sfix18_En15
              out1 => out1_sig,  -- sfix18_En15
              out2 => out2_sig,  -- sfix18_En15
              out3 => out3_sig,  -- sfix18_En15
              out4 => out4_sig,  -- sfix18_En15
              out5 => out5_sig,  -- sfix18_En15
              out6 => out6_sig,  -- sfix18_En15
              out7 => out7_sig,  -- sfix18_En15
              out8 => out8_sig,  -- sfix18_En15
              out9 => out9_sig,  -- sfix18_En15
              out10 => out10_sig,  -- sfix18_En15
              out11 => out11_sig,  -- sfix18_En15
              out12 => out12_sig,  -- sfix18_En15
              out13 => out13_sig,  -- sfix18_En15
              out14 => out14_sig,  -- sfix18_En15
              out15 => out15_sig,  -- sfix18_En15
              out16 => out16_sig,  -- sfix18_En15
              out17 => out17_sig,  -- sfix18_En15
              out18 => out18_sig,  -- sfix18_En15
              out19 => out19_sig,  -- sfix18_En15
              out20 => out20_sig,  -- sfix18_En15
              out21 => out21_sig,  -- sfix18_En15
              out22 => out22_sig,  -- sfix18_En15
              out23 => out23_sig,  -- sfix18_En15
              out24 => out24_sig,  -- sfix18_En15
              out25 => out25_sig,  -- sfix18_En15
              out26 => out26_sig,  -- sfix18_En15
              out27 => out27_sig,  -- sfix18_En15
              out28 => out28_sig,  -- sfix18_En15
              out29 => out29_sig,  -- sfix18_En15
              out30 => out30_sig,  -- sfix18_En15
              out31 => out31_sig,  -- sfix18_En15
              pu_conv_done => pu_conv_done_sig,  -- ufix1
              out0_AXI => out0_AXI_sig,  -- sfix18_En15
              out1_AXI => out1_AXI_sig,  -- sfix18_En15
              out2_AXI => out2_AXI_sig,  -- sfix18_En15
              out3_AXI => out3_AXI_sig,  -- sfix18_En15
              out4_AXI => out4_AXI_sig,  -- sfix18_En15
              out5_AXI => out5_AXI_sig,  -- sfix18_En15
              out6_AXI => out6_AXI_sig,  -- sfix18_En15
              out7_AXI => out7_AXI_sig,  -- sfix18_En15
              out8_AXI => out8_AXI_sig,  -- sfix18_En15
              out9_AXI => out9_AXI_sig,  -- sfix18_En15
              out10_AXI => out10_AXI_sig,  -- sfix18_En15
              out11_AXI => out11_AXI_sig,  -- sfix18_En15
              out12_AXI => out12_AXI_sig,  -- sfix18_En15
              out13_AXI => out13_AXI_sig,  -- sfix18_En15
              out14_AXI => out14_AXI_sig,  -- sfix18_En15
              out15_AXI => out15_AXI_sig,  -- sfix18_En15
              out16_AXI => out16_AXI_sig,  -- sfix18_En15
              out17_AXI => out17_AXI_sig,  -- sfix18_En15
              out18_AXI => out18_AXI_sig,  -- sfix18_En15
              out19_AXI => out19_AXI_sig,  -- sfix18_En15
              out20_AXI => out20_AXI_sig,  -- sfix18_En15
              out21_AXI => out21_AXI_sig,  -- sfix18_En15
              out22_AXI => out22_AXI_sig,  -- sfix18_En15
              out23_AXI => out23_AXI_sig,  -- sfix18_En15
              out24_AXI => out24_AXI_sig,  -- sfix18_En15
              out25_AXI => out25_AXI_sig,  -- sfix18_En15
              out26_AXI => out26_AXI_sig,  -- sfix18_En15
              out27_AXI => out27_AXI_sig,  -- sfix18_En15
              out28_AXI => out28_AXI_sig,  -- sfix18_En15
              out29_AXI => out29_AXI_sig,  -- sfix18_En15
              out30_AXI => out30_AXI_sig,  -- sfix18_En15
              out31_AXI => out31_AXI_sig  -- sfix18_En15
              );

  in0_unsigned <= unsigned(in0);

  in0_sig <= signed(in0_unsigned);

  in1_unsigned <= unsigned(in1);

  in1_sig <= signed(in1_unsigned);

  in2_unsigned <= unsigned(in2);

  in2_sig <= signed(in2_unsigned);

  in3_unsigned <= unsigned(in3);

  in3_sig <= signed(in3_unsigned);

  in4_unsigned <= unsigned(in4);

  in4_sig <= signed(in4_unsigned);

  in5_unsigned <= unsigned(in5);

  in5_sig <= signed(in5_unsigned);

  in6_unsigned <= unsigned(in6);

  in6_sig <= signed(in6_unsigned);

  in7_unsigned <= unsigned(in7);

  in7_sig <= signed(in7_unsigned);

  in8_unsigned <= unsigned(in8);

  in8_sig <= signed(in8_unsigned);

  in9_unsigned <= unsigned(in9);

  in9_sig <= signed(in9_unsigned);

  in10_unsigned <= unsigned(in10);

  in10_sig <= signed(in10_unsigned);

  in11_unsigned <= unsigned(in11);

  in11_sig <= signed(in11_unsigned);

  in12_unsigned <= unsigned(in12);

  in12_sig <= signed(in12_unsigned);

  in13_unsigned <= unsigned(in13);

  in13_sig <= signed(in13_unsigned);

  in14_unsigned <= unsigned(in14);

  in14_sig <= signed(in14_unsigned);

  in15_unsigned <= unsigned(in15);

  in15_sig <= signed(in15_unsigned);

  in16_unsigned <= unsigned(in16);

  in16_sig <= signed(in16_unsigned);

  in17_unsigned <= unsigned(in17);

  in17_sig <= signed(in17_unsigned);

  in18_unsigned <= unsigned(in18);

  in18_sig <= signed(in18_unsigned);

  in19_unsigned <= unsigned(in19);

  in19_sig <= signed(in19_unsigned);

  in20_unsigned <= unsigned(in20);

  in20_sig <= signed(in20_unsigned);

  in21_unsigned <= unsigned(in21);

  in21_sig <= signed(in21_unsigned);

  in22_unsigned <= unsigned(in22);

  in22_sig <= signed(in22_unsigned);

  in23_unsigned <= unsigned(in23);

  in23_sig <= signed(in23_unsigned);

  in24_unsigned <= unsigned(in24);

  in24_sig <= signed(in24_unsigned);

  in25_unsigned <= unsigned(in25);

  in25_sig <= signed(in25_unsigned);

  in26_unsigned <= unsigned(in26);

  in26_sig <= signed(in26_unsigned);

  in27_unsigned <= unsigned(in27);

  in27_sig <= signed(in27_unsigned);

  in28_unsigned <= unsigned(in28);

  in28_sig <= signed(in28_unsigned);

  in29_unsigned <= unsigned(in29);

  in29_sig <= signed(in29_unsigned);

  in30_unsigned <= unsigned(in30);

  in30_sig <= signed(in30_unsigned);

  in31_unsigned <= unsigned(in31);

  in31_sig <= signed(in31_unsigned);

  ip_timestamp <= unsigned'(X"839CCBEB");

  reset_cm <=  NOT IPCORE_RESETN;

  reset_before_sync <= reset_cm OR reset_internal;

  out0_sig_signed <= signed(out0_sig);

  out0_tmp <= unsigned(out0_sig_signed);

  out0 <= std_logic_vector(out0_tmp);

  out1_sig_signed <= signed(out1_sig);

  out1_tmp <= unsigned(out1_sig_signed);

  out1 <= std_logic_vector(out1_tmp);

  out2_sig_signed <= signed(out2_sig);

  out2_tmp <= unsigned(out2_sig_signed);

  out2 <= std_logic_vector(out2_tmp);

  out3_sig_signed <= signed(out3_sig);

  out3_tmp <= unsigned(out3_sig_signed);

  out3 <= std_logic_vector(out3_tmp);

  out4_sig_signed <= signed(out4_sig);

  out4_tmp <= unsigned(out4_sig_signed);

  out4 <= std_logic_vector(out4_tmp);

  out5_sig_signed <= signed(out5_sig);

  out5_tmp <= unsigned(out5_sig_signed);

  out5 <= std_logic_vector(out5_tmp);

  out6_sig_signed <= signed(out6_sig);

  out6_tmp <= unsigned(out6_sig_signed);

  out6 <= std_logic_vector(out6_tmp);

  out7_sig_signed <= signed(out7_sig);

  out7_tmp <= unsigned(out7_sig_signed);

  out7 <= std_logic_vector(out7_tmp);

  out8_sig_signed <= signed(out8_sig);

  out8_tmp <= unsigned(out8_sig_signed);

  out8 <= std_logic_vector(out8_tmp);

  out9_sig_signed <= signed(out9_sig);

  out9_tmp <= unsigned(out9_sig_signed);

  out9 <= std_logic_vector(out9_tmp);

  out10_sig_signed <= signed(out10_sig);

  out10_tmp <= unsigned(out10_sig_signed);

  out10 <= std_logic_vector(out10_tmp);

  out11_sig_signed <= signed(out11_sig);

  out11_tmp <= unsigned(out11_sig_signed);

  out11 <= std_logic_vector(out11_tmp);

  out12_sig_signed <= signed(out12_sig);

  out12_tmp <= unsigned(out12_sig_signed);

  out12 <= std_logic_vector(out12_tmp);

  out13_sig_signed <= signed(out13_sig);

  out13_tmp <= unsigned(out13_sig_signed);

  out13 <= std_logic_vector(out13_tmp);

  out14_sig_signed <= signed(out14_sig);

  out14_tmp <= unsigned(out14_sig_signed);

  out14 <= std_logic_vector(out14_tmp);

  out15_sig_signed <= signed(out15_sig);

  out15_tmp <= unsigned(out15_sig_signed);

  out15 <= std_logic_vector(out15_tmp);

  out16_sig_signed <= signed(out16_sig);

  out16_tmp <= unsigned(out16_sig_signed);

  out16 <= std_logic_vector(out16_tmp);

  out17_sig_signed <= signed(out17_sig);

  out17_tmp <= unsigned(out17_sig_signed);

  out17 <= std_logic_vector(out17_tmp);

  out18_sig_signed <= signed(out18_sig);

  out18_tmp <= unsigned(out18_sig_signed);

  out18 <= std_logic_vector(out18_tmp);

  out19_sig_signed <= signed(out19_sig);

  out19_tmp <= unsigned(out19_sig_signed);

  out19 <= std_logic_vector(out19_tmp);

  out20_sig_signed <= signed(out20_sig);

  out20_tmp <= unsigned(out20_sig_signed);

  out20 <= std_logic_vector(out20_tmp);

  out21_sig_signed <= signed(out21_sig);

  out21_tmp <= unsigned(out21_sig_signed);

  out21 <= std_logic_vector(out21_tmp);

  out22_sig_signed <= signed(out22_sig);

  out22_tmp <= unsigned(out22_sig_signed);

  out22 <= std_logic_vector(out22_tmp);

  out23_sig_signed <= signed(out23_sig);

  out23_tmp <= unsigned(out23_sig_signed);

  out23 <= std_logic_vector(out23_tmp);

  out24_sig_signed <= signed(out24_sig);

  out24_tmp <= unsigned(out24_sig_signed);

  out24 <= std_logic_vector(out24_tmp);

  out25_sig_signed <= signed(out25_sig);

  out25_tmp <= unsigned(out25_sig_signed);

  out25 <= std_logic_vector(out25_tmp);

  out26_sig_signed <= signed(out26_sig);

  out26_tmp <= unsigned(out26_sig_signed);

  out26 <= std_logic_vector(out26_tmp);

  out27_sig_signed <= signed(out27_sig);

  out27_tmp <= unsigned(out27_sig_signed);

  out27 <= std_logic_vector(out27_tmp);

  out28_sig_signed <= signed(out28_sig);

  out28_tmp <= unsigned(out28_sig_signed);

  out28 <= std_logic_vector(out28_tmp);

  out29_sig_signed <= signed(out29_sig);

  out29_tmp <= unsigned(out29_sig_signed);

  out29 <= std_logic_vector(out29_tmp);

  out30_sig_signed <= signed(out30_sig);

  out30_tmp <= unsigned(out30_sig_signed);

  out30 <= std_logic_vector(out30_tmp);

  out31_sig_signed <= signed(out31_sig);

  out31_tmp <= unsigned(out31_sig_signed);

  out31 <= std_logic_vector(out31_tmp);

  pu_conv_done <= pu_conv_done_sig;

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

