#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar  3 10:20:49 2023
# Process ID: 4568
# Current directory: D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1
# Command line: vivado.exe -log UPzynq20_test_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UPzynq20_test_design_wrapper.tcl
# Log file: D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/UPzynq20_test_design_wrapper.vds
# Journal file: D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UPzynq20_test_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/UPzynq20/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top UPzynq20_test_design_wrapper -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 854.758 ; gain = 177.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_wrapper' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/hdl/UPzynq20_test_design_wrapper.vhd:73]
INFO: [Synth 8-3491] module 'UPzynq20_test_design' declared at 'D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:4606' bound to instance 'UPzynq20_test_design_i' of component 'UPzynq20_test_design' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/hdl/UPzynq20_test_design_wrapper.vhd:133]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:4669]
INFO: [Synth 8-3491] module 'UPzynq20_test_design_AckChecker_wrapper_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/synth/UPzynq20_test_design_AckChecker_wrapper_0_0.vhd:56' bound to instance 'AckChecker_wrapper_0' of component 'UPzynq20_test_design_AckChecker_wrapper_0_0' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:5532]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_AckChecker_wrapper_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/synth/UPzynq20_test_design_AckChecker_wrapper_0_0.vhd:81]
INFO: [Synth 8-3491] module 'AckChecker_wrapper' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/hdl/AckChecker_wrapper.vhd:14' bound to instance 'U0' of component 'AckChecker_wrapper' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/synth/UPzynq20_test_design_AckChecker_wrapper_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'AckChecker_wrapper' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/hdl/AckChecker_wrapper.vhd:39]
INFO: [Synth 8-3491] module 'AckChecker' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:14' bound to instance 'AckChecker_i' of component 'AckChecker' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/hdl/AckChecker_wrapper.vhd:65]
INFO: [Synth 8-638] synthesizing module 'AckChecker' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:43]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:56' bound to instance 'AckCheckerConcept_0' of component 'AckChecker_AckCheckerConcept_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:987]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AckCheckerConcept' (1#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_0' (2#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_0/synth/AckChecker_AckCheckerConcept_0_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_1/synth/AckChecker_AckCheckerConcept_0_1.vhd:56' bound to instance 'AckCheckerConcept_1' of component 'AckChecker_AckCheckerConcept_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_1/synth/AckChecker_AckCheckerConcept_0_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_1/synth/AckChecker_AckCheckerConcept_0_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_1' (3#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_1/synth/AckChecker_AckCheckerConcept_0_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_1/synth/AckChecker_AckCheckerConcept_6_1.vhd:56' bound to instance 'AckCheckerConcept_10' of component 'AckChecker_AckCheckerConcept_6_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1013]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_1/synth/AckChecker_AckCheckerConcept_6_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_1/synth/AckChecker_AckCheckerConcept_6_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_6_1' (4#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_1/synth/AckChecker_AckCheckerConcept_6_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_1/synth/AckChecker_AckCheckerConcept_7_1.vhd:56' bound to instance 'AckCheckerConcept_11' of component 'AckChecker_AckCheckerConcept_7_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_1/synth/AckChecker_AckCheckerConcept_7_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_1/synth/AckChecker_AckCheckerConcept_7_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_7_1' (5#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_1/synth/AckChecker_AckCheckerConcept_7_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_2/synth/AckChecker_AckCheckerConcept_4_2.vhd:56' bound to instance 'AckCheckerConcept_12' of component 'AckChecker_AckCheckerConcept_4_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_2/synth/AckChecker_AckCheckerConcept_4_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_2/synth/AckChecker_AckCheckerConcept_4_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_4_2' (6#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_2/synth/AckChecker_AckCheckerConcept_4_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_2/synth/AckChecker_AckCheckerConcept_5_2.vhd:56' bound to instance 'AckCheckerConcept_13' of component 'AckChecker_AckCheckerConcept_5_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_2/synth/AckChecker_AckCheckerConcept_5_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_2/synth/AckChecker_AckCheckerConcept_5_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_5_2' (7#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_2/synth/AckChecker_AckCheckerConcept_5_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_6_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_2/synth/AckChecker_AckCheckerConcept_6_2.vhd:56' bound to instance 'AckCheckerConcept_14' of component 'AckChecker_AckCheckerConcept_6_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1065]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_6_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_2/synth/AckChecker_AckCheckerConcept_6_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_2/synth/AckChecker_AckCheckerConcept_6_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_6_2' (8#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_6_2/synth/AckChecker_AckCheckerConcept_6_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_7_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_2/synth/AckChecker_AckCheckerConcept_7_2.vhd:56' bound to instance 'AckCheckerConcept_15' of component 'AckChecker_AckCheckerConcept_7_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1078]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_7_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_2/synth/AckChecker_AckCheckerConcept_7_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_2/synth/AckChecker_AckCheckerConcept_7_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_7_2' (9#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_7_2/synth/AckChecker_AckCheckerConcept_7_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_0/synth/AckChecker_AckCheckerConcept_12_0.vhd:56' bound to instance 'AckCheckerConcept_16' of component 'AckChecker_AckCheckerConcept_12_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_0/synth/AckChecker_AckCheckerConcept_12_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_0/synth/AckChecker_AckCheckerConcept_12_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_12_0' (10#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_0/synth/AckChecker_AckCheckerConcept_12_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_0/synth/AckChecker_AckCheckerConcept_13_0.vhd:56' bound to instance 'AckCheckerConcept_17' of component 'AckChecker_AckCheckerConcept_13_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_0/synth/AckChecker_AckCheckerConcept_13_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_0/synth/AckChecker_AckCheckerConcept_13_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_13_0' (11#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_0/synth/AckChecker_AckCheckerConcept_13_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_0/synth/AckChecker_AckCheckerConcept_14_0.vhd:56' bound to instance 'AckCheckerConcept_18' of component 'AckChecker_AckCheckerConcept_14_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1117]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_0/synth/AckChecker_AckCheckerConcept_14_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_0/synth/AckChecker_AckCheckerConcept_14_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_14_0' (12#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_0/synth/AckChecker_AckCheckerConcept_14_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_0/synth/AckChecker_AckCheckerConcept_15_0.vhd:56' bound to instance 'AckCheckerConcept_19' of component 'AckChecker_AckCheckerConcept_15_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1130]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_0/synth/AckChecker_AckCheckerConcept_15_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_0/synth/AckChecker_AckCheckerConcept_15_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_15_0' (13#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_0/synth/AckChecker_AckCheckerConcept_15_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_2/synth/AckChecker_AckCheckerConcept_0_2.vhd:56' bound to instance 'AckCheckerConcept_2' of component 'AckChecker_AckCheckerConcept_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1143]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_2/synth/AckChecker_AckCheckerConcept_0_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_2/synth/AckChecker_AckCheckerConcept_0_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_2' (14#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_2/synth/AckChecker_AckCheckerConcept_0_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_1/synth/AckChecker_AckCheckerConcept_12_1.vhd:56' bound to instance 'AckCheckerConcept_20' of component 'AckChecker_AckCheckerConcept_12_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1156]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_1/synth/AckChecker_AckCheckerConcept_12_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_1/synth/AckChecker_AckCheckerConcept_12_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_12_1' (15#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_1/synth/AckChecker_AckCheckerConcept_12_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_1/synth/AckChecker_AckCheckerConcept_13_1.vhd:56' bound to instance 'AckCheckerConcept_21' of component 'AckChecker_AckCheckerConcept_13_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_1/synth/AckChecker_AckCheckerConcept_13_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_1/synth/AckChecker_AckCheckerConcept_13_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_13_1' (16#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_1/synth/AckChecker_AckCheckerConcept_13_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_1/synth/AckChecker_AckCheckerConcept_14_1.vhd:56' bound to instance 'AckCheckerConcept_22' of component 'AckChecker_AckCheckerConcept_14_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1182]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_1/synth/AckChecker_AckCheckerConcept_14_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_1/synth/AckChecker_AckCheckerConcept_14_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_14_1' (17#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_1/synth/AckChecker_AckCheckerConcept_14_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_1/synth/AckChecker_AckCheckerConcept_15_1.vhd:56' bound to instance 'AckCheckerConcept_23' of component 'AckChecker_AckCheckerConcept_15_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_1/synth/AckChecker_AckCheckerConcept_15_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_1/synth/AckChecker_AckCheckerConcept_15_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_15_1' (18#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_1/synth/AckChecker_AckCheckerConcept_15_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_2/synth/AckChecker_AckCheckerConcept_12_2.vhd:56' bound to instance 'AckCheckerConcept_24' of component 'AckChecker_AckCheckerConcept_12_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1208]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_2/synth/AckChecker_AckCheckerConcept_12_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_2/synth/AckChecker_AckCheckerConcept_12_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_12_2' (19#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_2/synth/AckChecker_AckCheckerConcept_12_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_2/synth/AckChecker_AckCheckerConcept_13_2.vhd:56' bound to instance 'AckCheckerConcept_25' of component 'AckChecker_AckCheckerConcept_13_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_2/synth/AckChecker_AckCheckerConcept_13_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_2/synth/AckChecker_AckCheckerConcept_13_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_13_2' (20#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_2/synth/AckChecker_AckCheckerConcept_13_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_2/synth/AckChecker_AckCheckerConcept_14_2.vhd:56' bound to instance 'AckCheckerConcept_26' of component 'AckChecker_AckCheckerConcept_14_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1234]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_2/synth/AckChecker_AckCheckerConcept_14_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_2/synth/AckChecker_AckCheckerConcept_14_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_14_2' (21#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_2/synth/AckChecker_AckCheckerConcept_14_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_2/synth/AckChecker_AckCheckerConcept_15_2.vhd:56' bound to instance 'AckCheckerConcept_27' of component 'AckChecker_AckCheckerConcept_15_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_2/synth/AckChecker_AckCheckerConcept_15_2.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_2/synth/AckChecker_AckCheckerConcept_15_2.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_15_2' (22#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_2/synth/AckChecker_AckCheckerConcept_15_2.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_12_3' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_3/synth/AckChecker_AckCheckerConcept_12_3.vhd:56' bound to instance 'AckCheckerConcept_28' of component 'AckChecker_AckCheckerConcept_12_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_12_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_3/synth/AckChecker_AckCheckerConcept_12_3.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_3/synth/AckChecker_AckCheckerConcept_12_3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_12_3' (23#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_12_3/synth/AckChecker_AckCheckerConcept_12_3.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_13_3' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_3/synth/AckChecker_AckCheckerConcept_13_3.vhd:56' bound to instance 'AckCheckerConcept_29' of component 'AckChecker_AckCheckerConcept_13_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1273]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_13_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_3/synth/AckChecker_AckCheckerConcept_13_3.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_3/synth/AckChecker_AckCheckerConcept_13_3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_13_3' (24#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_13_3/synth/AckChecker_AckCheckerConcept_13_3.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_3' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_3/synth/AckChecker_AckCheckerConcept_0_3.vhd:56' bound to instance 'AckCheckerConcept_3' of component 'AckChecker_AckCheckerConcept_0_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_3/synth/AckChecker_AckCheckerConcept_0_3.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_3/synth/AckChecker_AckCheckerConcept_0_3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_3' (25#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_3/synth/AckChecker_AckCheckerConcept_0_3.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_14_3' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_3/synth/AckChecker_AckCheckerConcept_14_3.vhd:56' bound to instance 'AckCheckerConcept_30' of component 'AckChecker_AckCheckerConcept_14_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1299]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_14_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_3/synth/AckChecker_AckCheckerConcept_14_3.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_3/synth/AckChecker_AckCheckerConcept_14_3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_14_3' (26#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_14_3/synth/AckChecker_AckCheckerConcept_14_3.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_15_3' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_3/synth/AckChecker_AckCheckerConcept_15_3.vhd:56' bound to instance 'AckCheckerConcept_31' of component 'AckChecker_AckCheckerConcept_15_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1312]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_15_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_3/synth/AckChecker_AckCheckerConcept_15_3.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_3/synth/AckChecker_AckCheckerConcept_15_3.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_15_3' (27#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_15_3/synth/AckChecker_AckCheckerConcept_15_3.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_0_4' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_4/synth/AckChecker_AckCheckerConcept_0_4.vhd:56' bound to instance 'AckCheckerConcept_4' of component 'AckChecker_AckCheckerConcept_0_4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_0_4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_4/synth/AckChecker_AckCheckerConcept_0_4.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_4/synth/AckChecker_AckCheckerConcept_0_4.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_0_4' (28#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_0_4/synth/AckChecker_AckCheckerConcept_0_4.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_1_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_1_0/synth/AckChecker_AckCheckerConcept_1_0.vhd:56' bound to instance 'AckCheckerConcept_5' of component 'AckChecker_AckCheckerConcept_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_1_0/synth/AckChecker_AckCheckerConcept_1_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_1_0/synth/AckChecker_AckCheckerConcept_1_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_1_0' (29#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_1_0/synth/AckChecker_AckCheckerConcept_1_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_2_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_2_0/synth/AckChecker_AckCheckerConcept_2_0.vhd:56' bound to instance 'AckCheckerConcept_6' of component 'AckChecker_AckCheckerConcept_2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_2_0/synth/AckChecker_AckCheckerConcept_2_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_2_0/synth/AckChecker_AckCheckerConcept_2_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_2_0' (30#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_2_0/synth/AckChecker_AckCheckerConcept_2_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_3_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_3_0/synth/AckChecker_AckCheckerConcept_3_0.vhd:56' bound to instance 'AckCheckerConcept_7' of component 'AckChecker_AckCheckerConcept_3_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_3_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_3_0/synth/AckChecker_AckCheckerConcept_3_0.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_3_0/synth/AckChecker_AckCheckerConcept_3_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_3_0' (31#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_3_0/synth/AckChecker_AckCheckerConcept_3_0.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_4_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_1/synth/AckChecker_AckCheckerConcept_4_1.vhd:56' bound to instance 'AckCheckerConcept_8' of component 'AckChecker_AckCheckerConcept_4_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1377]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_4_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_1/synth/AckChecker_AckCheckerConcept_4_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_1/synth/AckChecker_AckCheckerConcept_4_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_4_1' (32#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_4_1/synth/AckChecker_AckCheckerConcept_4_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_AckCheckerConcept_5_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_1/synth/AckChecker_AckCheckerConcept_5_1.vhd:56' bound to instance 'AckCheckerConcept_9' of component 'AckChecker_AckCheckerConcept_5_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1390]
INFO: [Synth 8-638] synthesizing module 'AckChecker_AckCheckerConcept_5_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_1/synth/AckChecker_AckCheckerConcept_5_1.vhd:71]
INFO: [Synth 8-3491] module 'AckCheckerConcept' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/d6cf/AckCheckerConcept.vhd:27' bound to instance 'U0' of component 'AckCheckerConcept' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_1/synth/AckChecker_AckCheckerConcept_5_1.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_AckCheckerConcept_5_1' (33#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_AckCheckerConcept_5_1/synth/AckChecker_AckCheckerConcept_5_1.vhd:71]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:56' bound to instance 'BusBlock16IN_0' of component 'AckChecker_BusBlock16IN_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1403]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'BusBlock16IN' (34#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_0' (35#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_0/synth/AckChecker_BusBlock16IN_0_0.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_1/synth/AckChecker_BusBlock16IN_0_1.vhd:56' bound to instance 'BusBlock16IN_1' of component 'AckChecker_BusBlock16IN_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_1/synth/AckChecker_BusBlock16IN_0_1.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_1/synth/AckChecker_BusBlock16IN_0_1.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_1' (36#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_1/synth/AckChecker_BusBlock16IN_0_1.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_0_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_2/synth/AckChecker_BusBlock16IN_0_2.vhd:56' bound to instance 'BusBlock16IN_2' of component 'AckChecker_BusBlock16IN_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1443]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_2/synth/AckChecker_BusBlock16IN_0_2.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_2/synth/AckChecker_BusBlock16IN_0_2.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_0_2' (37#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_0_2/synth/AckChecker_BusBlock16IN_0_2.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_2_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_2_0/synth/AckChecker_BusBlock16IN_2_0.vhd:56' bound to instance 'BusBlock16IN_3' of component 'AckChecker_BusBlock16IN_2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1463]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_2_0/synth/AckChecker_BusBlock16IN_2_0.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_2_0/synth/AckChecker_BusBlock16IN_2_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_2_0' (38#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_2_0/synth/AckChecker_BusBlock16IN_2_0.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_1_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_1_0/synth/AckChecker_BusBlock16IN_1_0.vhd:56' bound to instance 'BusBlock16IN_4' of component 'AckChecker_BusBlock16IN_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1483]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_1_0/synth/AckChecker_BusBlock16IN_1_0.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_1_0/synth/AckChecker_BusBlock16IN_1_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_1_0' (39#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_1_0/synth/AckChecker_BusBlock16IN_1_0.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_0/synth/AckChecker_BusBlock16IN_4_0.vhd:56' bound to instance 'BusBlock16IN_5' of component 'AckChecker_BusBlock16IN_4_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1503]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_0/synth/AckChecker_BusBlock16IN_4_0.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_0/synth/AckChecker_BusBlock16IN_4_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_4_0' (40#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_0/synth/AckChecker_BusBlock16IN_4_0.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_4_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_1/synth/AckChecker_BusBlock16IN_4_1.vhd:56' bound to instance 'BusBlock16IN_6' of component 'AckChecker_BusBlock16IN_4_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_4_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_1/synth/AckChecker_BusBlock16IN_4_1.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_1/synth/AckChecker_BusBlock16IN_4_1.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_4_1' (41#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_4_1/synth/AckChecker_BusBlock16IN_4_1.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16IN_6_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_6_0/synth/AckChecker_BusBlock16IN_6_0.vhd:56' bound to instance 'BusBlock16IN_7' of component 'AckChecker_BusBlock16IN_6_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1543]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16IN_6_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_6_0/synth/AckChecker_BusBlock16IN_6_0.vhd:78]
INFO: [Synth 8-3491] module 'BusBlock16IN' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/2edf/BusBlock16IN.vhd:36' bound to instance 'U0' of component 'BusBlock16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_6_0/synth/AckChecker_BusBlock16IN_6_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16IN_6_0' (42#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16IN_6_0/synth/AckChecker_BusBlock16IN_6_0.vhd:78]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:56' bound to instance 'BusBlock16OUT_0' of component 'AckChecker_BusBlock16OUT_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1563]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79]
INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'BusBlock16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BusBlock16OUT' (43#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_0' (44#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_0/synth/AckChecker_BusBlock16OUT_0_0.vhd:79]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_1/synth/AckChecker_BusBlock16OUT_0_1.vhd:56' bound to instance 'BusBlock16OUT_1' of component 'AckChecker_BusBlock16OUT_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1584]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_1/synth/AckChecker_BusBlock16OUT_0_1.vhd:79]
INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_1/synth/AckChecker_BusBlock16OUT_0_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_1' (45#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_1/synth/AckChecker_BusBlock16OUT_0_1.vhd:79]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_0_2' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_2/synth/AckChecker_BusBlock16OUT_0_2.vhd:56' bound to instance 'BusBlock16OUT_2' of component 'AckChecker_BusBlock16OUT_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1605]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_2/synth/AckChecker_BusBlock16OUT_0_2.vhd:79]
INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_2/synth/AckChecker_BusBlock16OUT_0_2.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_0_2' (46#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_0_2/synth/AckChecker_BusBlock16OUT_0_2.vhd:79]
INFO: [Synth 8-3491] module 'AckChecker_BusBlock16OUT_1_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_1_0/synth/AckChecker_BusBlock16OUT_1_0.vhd:56' bound to instance 'BusBlock16OUT_3' of component 'AckChecker_BusBlock16OUT_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:1626]
INFO: [Synth 8-638] synthesizing module 'AckChecker_BusBlock16OUT_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_1_0/synth/AckChecker_BusBlock16OUT_1_0.vhd:79]
INFO: [Synth 8-3491] module 'BusBlock16OUT' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ipshared/dbb3/BusBlock16OUT.vhd:34' bound to instance 'U0' of component 'BusBlock16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_1_0/synth/AckChecker_BusBlock16OUT_1_0.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_BusBlock16OUT_1_0' (47#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/ip/AckChecker_BusBlock16OUT_1_0/synth/AckChecker_BusBlock16OUT_1_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'AckChecker' (48#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/synth/AckChecker.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AckChecker_wrapper' (49#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/cae5/hdl/AckChecker_wrapper.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_AckChecker_wrapper_0_0' (50#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_AckChecker_wrapper_0_0/synth/UPzynq20_test_design_AckChecker_wrapper_0_0.vhd:81]
INFO: [Synth 8-3491] module 'UPzynq20_test_design_IP_AXI_ADC_0_1' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_1/synth/UPzynq20_test_design_IP_AXI_ADC_0_1.vhd:56' bound to instance 'IP_AXI_ADC_0' of component 'UPzynq20_test_design_IP_AXI_ADC_0_1' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:5555]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_ADC_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_1/synth/UPzynq20_test_design_IP_AXI_ADC_0_1.vhd:94]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_ADC_v2_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0.vhd:5' bound to instance 'U0' of component 'IP_AXI_ADC_v2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_1/synth/UPzynq20_test_design_IP_AXI_ADC_0_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_ADC_v2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0.vhd:63]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_ADC_v2_0_S00_AXI' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:6' bound to instance 'IP_AXI_ADC_v2_0_S00_AXI_inst' of component 'IP_AXI_ADC_v2_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_ADC_v2_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:101]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:356]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:738]
WARNING: [Synth 8-614] signal 'ch0' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch1' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch2' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch3' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch4' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch5' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch6' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch7' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch8' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch9' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch10' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch11' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch12' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch13' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch14' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'ch15' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'slv_reg3' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch0_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch0_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'errors_channel' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch1_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch1_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch2_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch2_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch3_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch3_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch4_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch4_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch5_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch5_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch6_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch6_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch7_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch7_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch8_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch8_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch9_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch9_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch10_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch10_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch11_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch11_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch12_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch12_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch13_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch13_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch14_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch14_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch15_down' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-614] signal 'setpoint_ch15_up' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:733]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:326]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:349]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:350]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:352]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element odd_updated_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:1046]
WARNING: [Synth 8-6014] Unused sequential element even_updated_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:1089]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_ADC_v2_0_S00_AXI' (51#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_ADC_v2_0' (52#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_ADC_0_1' (53#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_1/synth/UPzynq20_test_design_IP_AXI_ADC_0_1.vhd:94]
INFO: [Synth 8-3491] module 'UPzynq20_test_design_IP_AXI_Encoder_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_Encoder_0_0/synth/UPzynq20_test_design_IP_AXI_Encoder_0_0.vhd:56' bound to instance 'IP_AXI_Encoder_0' of component 'UPzynq20_test_design_IP_AXI_Encoder_0_0' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:5591]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_Encoder_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_Encoder_0_0/synth/UPzynq20_test_design_IP_AXI_Encoder_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_Encoder_v1_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0.vhd:5' bound to instance 'U0' of component 'IP_AXI_Encoder_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_Encoder_0_0/synth/UPzynq20_test_design_IP_AXI_Encoder_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_Encoder_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_Encoder_v1_0_S00_AXI' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:6' bound to instance 'IP_AXI_Encoder_v1_0_S00_AXI_inst' of component 'IP_AXI_Encoder_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_Encoder_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:265]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:431]
WARNING: [Synth 8-614] signal 'get_counter_S0_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'reset_counter_S0_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'get_counter_S0_inv_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-614] signal 'reset_counter_S0_inv_current' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:426]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:257]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_Encoder_v1_0_S00_AXI' (54#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_Encoder_v1_0' (55#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_Encoder_0_0' (56#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_Encoder_0_0/synth/UPzynq20_test_design_IP_AXI_Encoder_0_0.vhd:88]
INFO: [Synth 8-3491] module 'UPzynq20_test_design_IP_AXI_INVERTER_0_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_INVERTER_0_0/synth/UPzynq20_test_design_IP_AXI_INVERTER_0_0.vhd:56' bound to instance 'IP_AXI_INVERTER_0' of component 'UPzynq20_test_design_IP_AXI_INVERTER_0_0' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:5621]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_INVERTER_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_INVERTER_0_0/synth/UPzynq20_test_design_IP_AXI_INVERTER_0_0.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_INVERTER_v1_0' declared at 'd:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0.vhd:5' bound to instance 'U0' of component 'IP_AXI_INVERTER_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_INVERTER_0_0/synth/UPzynq20_test_design_IP_AXI_INVERTER_0_0.vhd:224]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IP_AXI_INVERTER_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0.vhd:99]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_INVERTER_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:137]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:336]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:718]
WARNING: [Synth 8-614] signal 'AcknowledgeErrorGroup0' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'AcknowledgeErrorGroup1' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'AcknowledgeErrorGroup2' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'CurrentErrorGroup0' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'CurrentErrorGroup1' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'CurrentErrorGroup2' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'MinTimeErrorGroup0' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'MinTimeErrorGroup1' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-614] signal 'MinTimeErrorGroup2' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:820]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:334]
WARNING: [Synth 8-3848] Net AcknowledgeTimeGroup1 in module/entity IP_AXI_INVERTER_v1_0_S00_AXI does not have driver. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_INVERTER_v1_0_S00_AXI' (57#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0_S00_AXI.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_INVERTER_v1_0' (58#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef58/hdl/IP_AXI_INVERTER_v1_0.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_INVERTER_0_0' (59#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_INVERTER_0_0/synth/UPzynq20_test_design_IP_AXI_INVERTER_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_LEDS_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_LEDS_0_0/synth/UPzynq20_test_design_IP_AXI_LEDS_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_LEDS_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_LEDS_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_LEDS_v1_0_S00_AXI' (60#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_LEDS_v1_0' (61#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_LEDS_0_0' (62#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_LEDS_0_0/synth/UPzynq20_test_design_IP_AXI_LEDS_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_OpticalBus_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_OpticalBus_0_0/synth/UPzynq20_test_design_IP_AXI_OpticalBus_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_OpticalBus_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0.vhd:59]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_OpticalBus_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:340]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:578]
WARNING: [Synth 8-614] signal 'ReceiveCheckID' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'RegisterData0' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'RegisterData1' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'RegisterData2' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'RegisterData3' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'ControlCRCtoCPU' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'ErrorToCPU' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'ReceivingLineBusy' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'TransmitingLineBusy' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'ReceiveCountSuccessfulMessage' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'TransmitCountSuccessfulMessage' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
WARNING: [Synth 8-614] signal 'TransmitCheckID' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:573]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:654]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:898]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:338]
WARNING: [Synth 8-3848] Net TransmitData3 in module/entity IP_AXI_OpticalBus_v1_0_S00_AXI does not have driver. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:180]
WARNING: [Synth 8-3848] Net ReceiveCheckID in module/entity IP_AXI_OpticalBus_v1_0_S00_AXI does not have driver. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_OpticalBus_v1_0_S00_AXI' (63#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_OpticalBus_v1_0' (64#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/beff/hdl/IP_AXI_OpticalBus_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_OpticalBus_0_0' (65#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_OpticalBus_0_0/synth/UPzynq20_test_design_IP_AXI_OpticalBus_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_PWM_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_PWM_0_0/synth/UPzynq20_test_design_IP_AXI_PWM_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_PWM_v1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IP_AXI_PWM_v1_0_S00_AXI' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:337]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:719]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:714]
WARNING: [Synth 8-614] signal 'updown' is read in the process but is not in the sensitivity list [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:714]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_0_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:862]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_1_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:863]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_2_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:864]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_3_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:865]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_4_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:866]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_5_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:867]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_6_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:868]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_7_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:869]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_8_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:870]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_9_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:871]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_10_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:872]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_11_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_12_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:874]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_13_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:875]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_14_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:876]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_15_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:877]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_PWM_v1_0_S00_AXI' (66#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_PWM_v1_0' (67#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_PWM_0_0' (68#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_PWM_0_0/synth/UPzynq20_test_design_IP_AXI_PWM_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_Inverter_3lvl_wrapper_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/synth/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/d81a/hdl/Inverter_3lvl_wrapper.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/d81a/sim/Inverter_3lvl.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BUS_16IN' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/f296/BUS_16IN.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'BUS_16IN' (69#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/f296/BUS_16IN.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' (70#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' (71#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'BUS_16OUT' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/4861/BUS_16OUT.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'BUS_16OUT' (72#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/4861/BUS_16OUT.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' (73#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' (74#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' (75#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/ada7/P0N_3lvl.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/ada7/P0N_3lvl.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/ada7/P0N_3lvl.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (76#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/ada7/P0N_3lvl.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' (77#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' (78#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' (79#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' (80#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' (81#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' (82#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' (83#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' (84#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (85#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/d81a/sim/Inverter_3lvl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (86#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/d81a/hdl/Inverter_3lvl_wrapper.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_Inverter_3lvl_wrapper_0_1' (87#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/synth/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_axi_gpio_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/synth/UPzynq20_test_design_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000001111111111111111 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 65535 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (88#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (89#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (90#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (91#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (92#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 65535 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (93#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (94#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (95#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_axi_gpio_0_0' (96#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/synth/UPzynq20_test_design_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_axi_gpio_2_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/synth/UPzynq20_test_design_axi_gpio_2_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (96#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (96#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (96#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_axi_gpio_2_0' (97#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/synth/UPzynq20_test_design_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_axi_gpio_3_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/synth/UPzynq20_test_design_axi_gpio_3_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (97#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (97#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_axi_gpio_3_0' (98#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/synth/UPzynq20_test_design_axi_gpio_3_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'UPzynq20_test_design_processing_system7_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/synth/UPzynq20_test_design_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (99#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (100#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (101#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (102#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/synth/UPzynq20_test_design_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'UPzynq20_test_design_processing_system7_0_0' (103#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/synth/UPzynq20_test_design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_ps7_0_axi_periph_0' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:2321]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6SK2AP' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6SK2AP' (104#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_A0NU09' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_A0NU09' (105#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QU6YLT' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QU6YLT' (106#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:269]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PRHPDL' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PRHPDL' (107#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:370]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1SX20LD' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:475]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1SX20LD' (108#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:475]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1N9K6MH' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:586]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1N9K6MH' (109#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:586]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_14AMJKH' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_14AMJKH' (110#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:697]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1C3IW0P' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:808]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1C3IW0P' (111#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:808]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_8W65R4' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:919]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_8W65R4' (112#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:919]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_7VY3L4' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1030]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_7VY3L4' (113#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1030]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_69UNOW' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1141]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_69UNOW' (114#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_BXDXFC' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_BXDXFC' (115#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1252]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_UMERTS' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1363]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_UMERTS' (116#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1363]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_MTH0FC' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1474]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_MTH0FC' (117#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1474]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_1S4MXQO' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1585]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_1S4MXQO' (118#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1585]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1COS8BN' [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1715]
INFO: [Synth 8-6157] synthesizing module 'UPzynq20_test_design_auto_pc_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_auto_pc_0/synth/UPzynq20_test_design_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (119#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (120#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (121#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (122#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (123#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (124#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (124#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (125#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (126#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (127#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (127#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (127#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (128#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (129#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (129#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (129#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (129#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (130#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (131#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (132#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (133#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (134#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'UPzynq20_test_design_auto_pc_0' (135#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_auto_pc_0/synth/UPzynq20_test_design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1COS8BN' (136#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:1715]
INFO: [Synth 8-6157] synthesizing module 'UPzynq20_test_design_xbar_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_xbar_0/synth/UPzynq20_test_design_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 15 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 960'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 480'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 480'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 480'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 480'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 480'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 480'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 15'b111111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 15'b111111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 480'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 15 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 960'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000111111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 15'b111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 15'b111111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 480'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 480'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 16 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 15'b000000000000000 
	Parameter P_M_AXILITE_MASK bound to: 15'b000000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 15 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 960'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001001000110000000000000000000000000000000000000000000000000100000100100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001001000111111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 16'b0111111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (137#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (138#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (139#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (140#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (141#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (142#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (142#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (143#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (143#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (143#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (143#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (143#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (144#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (145#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'UPzynq20_test_design_xbar_0' (146#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_xbar_0/synth/UPzynq20_test_design_xbar_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_ps7_0_axi_periph_0' (147#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:2321]
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_rst_ps7_0_50M_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/synth/UPzynq20_test_design_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (148#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (148#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (149#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (150#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (151#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (152#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_rst_ps7_0_50M_0' (153#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/synth/UPzynq20_test_design_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'UPzynq20_test_design_xlconcat_0_0' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_xlconcat_0_0/synth/UPzynq20_test_design_xlconcat_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (154#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'UPzynq20_test_design_xlconcat_0_0' (155#1) [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_xlconcat_0_0/synth/UPzynq20_test_design_xlconcat_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design' (156#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/synth/UPzynq20_test_design.vhd:4669]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_wrapper' (157#1) [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/hdl/UPzynq20_test_design_wrapper.vhd:73]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1135.926 ; gain = 458.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1135.926 ; gain = 458.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1135.926 ; gain = 458.285
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc] for cell 'UPzynq20_test_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_processing_system7_0_0_1/UPzynq20_test_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/UPzynq20_test_design_axi_gpio_0_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/UPzynq20_test_design_axi_gpio_2_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_2/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0_board.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/UPzynq20_test_design_axi_gpio_3_0.xdc] for cell 'UPzynq20_test_design_i/axi_gpio_3/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0_board.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/UPzynq20_test_design_rst_ps7_0_50M_0.xdc] for cell 'UPzynq20_test_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UPzynq20_test_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1232.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 253 instances were transformed.
  FDR => FDRE: 252 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1232.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1232.645 ; gain = 555.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1232.645 ; gain = 555.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/processing_system7_0/inst. (constraint file  D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc, line 232).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_0/U0. (constraint file  D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc, line 235).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_2/U0. (constraint file  D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc, line 243).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_3/U0. (constraint file  D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc, line 251).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/rst_ps7_0_50M/U0. (constraint file  D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/dont_touch.xdc, line 259).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_LEDS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_Encoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_OpticalBus_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/AckCheckerConcept_31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16OUT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16OUT_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16OUT_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16OUT_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/AckChecker_wrapper_0/U0/AckChecker_i/BusBlock16IN_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_INVERTER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/P0N_3lvl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/BUS_16OUT_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/BUS_16OUT_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/BUS_16OUT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/BUS_16IN_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/Inverter_3lvl_wrapper_0/U0/Inverter_3lvl_i/BUS_16IN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/IP_AXI_ADC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1232.645 ; gain = 555.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'acknowledge_reg' in module 'AckCheckerConcept'
INFO: [Synth 8-5545] ROM "a0_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "not_cs_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a0_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "not_cs_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sclk_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:579]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:557]
INFO: [Synth 8-802] inferred FSM for state register 'TransmitState_reg' in module 'IP_AXI_OpticalBus_v1_0_S00_AXI'
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMdirection_buf_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:837]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMdirection_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:837]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMfromCPU_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:918]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMrightControl_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:919]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMmask_buf_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMmask_reg' and it is trimmed from '32' to '16' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWMstarting_reg' and it is trimmed from '32' to '1' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd:832]
INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_Inverter_3lvl_wrapper_0_1/ipshared/ada7/P0N_3lvl.vhd:98]
INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               00
                   check |                               01 |                               01
      waiting_strobe_end |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'acknowledge_reg' using encoding 'sequential' in module 'AckCheckerConcept'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/5973/hdl/IP_AXI_ADC_v2_0_S00_AXI.vhd:740]
WARNING: [Synth 8-327] inferring latch for variable 'data_overwrite_permission_latch_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:440]
WARNING: [Synth 8-327] inferring latch for variable 'reset_counter_S0_current_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:450]
WARNING: [Synth 8-327] inferring latch for variable 'reset_counter_S0_inv_current_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/317c/hdl/IP_AXI_Encoder_v1_0_S00_AXI.vhd:453]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         transmitwaiting |                             0001 |                               00
       transmitdatastart |                             0010 |                               01
            transmitdata |                             0100 |                               10
             transmitcrc |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TransmitState_reg' using encoding 'one-hot' in module 'IP_AXI_OpticalBus_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  closed |                          0000001 |                              000
                       n |                          0000010 |                              110
             tech_closed |                          0000100 |                              001
                       p |                          0001000 |                              101
                  zero_p |                          0010000 |                              011
                    zero |                          0100000 |                              010
                  zero_n |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1232.645 ; gain = 555.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |UPzynq20_test_design__GB0 |           1|     27136|
|2     |UPzynq20_test_design__GB1 |           1|     16823|
|3     |UPzynq20_test_design__GB2 |           1|     26968|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 35    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 27    
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 205   
	               16 Bit    Registers := 36    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 524   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 156   
	  16 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 69    
	   7 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 118   
	   4 Input      8 Bit        Muxes := 33    
	   7 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 128   
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 33    
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 121   
	   4 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 812   
	   4 Input      1 Bit        Muxes := 186   
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 84    
	  17 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IP_AXI_Encoder_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module IP_AXI_OpticalBus_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  16 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module IP_AXI_PWM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 54    
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module interrupt_control__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IP_AXI_ADC_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 48    
	  32 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 8     
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 69    
	  12 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module P0N_3lvl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module P0N_3lvl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
Module IP_AXI_LEDS_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module IP_AXI_INVERTER_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 19    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module AckCheckerConcept__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-5587] ROM size for "sclk_sign" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "a0_sign" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "not_cs_sign" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_3/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'UPzynq20_test_design_i/i_0/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/\U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_Encoder_0/\U0/IP_AXI_Encoder_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'UPzynq20_test_design_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'UPzynq20_test_design_i/i_0/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[8]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[8]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[10]'
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[10]' (FDR) to 'UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/ps7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU_reg[4] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[2]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[3]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[4]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[5]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[6]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[7]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[8]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[9]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[10]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[11]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3886] merging instance 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[12]' (FDE) to 'UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/TransmitDataBuf3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_PWM_0/\U0/IP_AXI_PWM_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_PWM_0/\U0/IP_AXI_PWM_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_1/IP_AXI_ADC_0/\U0/IP_AXI_ADC_v2_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_1/IP_AXI_ADC_0/\U0/IP_AXI_ADC_v2_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_2/IP_AXI_LEDS_0/\U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_2/IP_AXI_LEDS_0/\U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_2/IP_AXI_INVERTER_0/\U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_2/IP_AXI_INVERTER_0/\U0/IP_AXI_INVERTER_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UPzynq20_test_design_i/i_0/IP_AXI_OpticalBus_0/\U0/i_10 /\U0/IP_AXI_OpticalBus_v1_0_S00_AXI_inst/CountDivCLK_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 1232.645 ; gain = 555.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |UPzynq20_test_design__GB0 |           1|     14647|
|2     |UPzynq20_test_design__GB1 |           1|      9670|
|3     |UPzynq20_test_design__GB2 |           1|     13359|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1270.938 ; gain = 593.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 1344.051 ; gain = 666.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |UPzynq20_test_design__GB0 |           1|     14452|
|2     |UPzynq20_test_design__GB1 |           1|      9670|
|3     |UPzynq20_test_design__GB2 |           1|     13359|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:29 . Memory (MB): peak = 1351.547 ; gain = 673.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[31] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[31]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[30] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[30]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[29] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[29]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[28] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[28]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[27] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[27]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[26] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[26]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[25] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[25]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[24] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[24]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[23] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[23]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[22] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[22]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[21] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[21]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[20] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[20]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[19] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[19]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[18] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[18]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[17] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[17]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[16] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[16]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[15] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[15]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[14] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[14]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[13] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[13]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[11] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a0_reg[11]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[31] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[31]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[30] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[30]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[29] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[29]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[28] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[28]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[27] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[27]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[26] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[26]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[25] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[25]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[24] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[24]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[23] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[23]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[22] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[22]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[21] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[21]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[20] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[20]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[19] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[19]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[18] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[18]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[17] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[17]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[16] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[16]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[15] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[15]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[14] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[14]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[13] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[13]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[11] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b3_reg[11]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[31] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[31]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[30] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[30]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[29] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[29]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[28] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[28]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[27] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[27]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[26] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[26]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[25] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[25]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[24] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[24]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[23] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[23]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[22] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[22]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[21] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[21]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[20] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[20]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[19] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[19]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[18] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[18]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[17] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[17]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[16] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[16]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[15] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[15]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[14] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[14]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[13] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[13]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[11] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b0_reg[11]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[31] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[31]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[30] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[30]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[29] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[29]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[28] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[28]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[27] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[27]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[26] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[26]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[25] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[25]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[24] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[24]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[23] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[23]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[22] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[22]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[21] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[21]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[20] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[20]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[19] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[19]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[18] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[18]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[17] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[17]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[16] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[16]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[15] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[15]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[14] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[14]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[13] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[13]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[11] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_a1_reg[11]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[31] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[31]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[30] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[30]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[29] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[29]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[28] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[28]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[27] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[27]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[26] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[26]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[25] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[25]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[24] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[24]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[23] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[23]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[22] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[22]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[21] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[21]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[20] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[20]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[19] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[19]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[18] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[18]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[17] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[17]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[16] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[16]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[15] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[15]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[14] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[14]_inv.
INFO: [Synth 8-5365] Flop U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[13] is being inverted and renamed to U0/IP_AXI_ADC_v2_0_S00_AXI_inst/receive_data_b1_reg[13]_inv.
INFO: [Common 17-14] Message 'Synth 8-5365' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:35 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:35 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     4|
|3     |CARRY4  |   818|
|4     |LUT1    |   351|
|5     |LUT2    |  1170|
|6     |LUT3    |   911|
|7     |LUT4    |  3513|
|8     |LUT5    |   759|
|9     |LUT6    |  2631|
|10    |MUXF7   |   349|
|11    |MUXF8   |     3|
|12    |PS7     |     1|
|13    |SRL16   |     1|
|14    |SRL16E  |    18|
|15    |SRLC32E |    47|
|16    |FDR     |   168|
|17    |FDRE    |  9287|
|18    |FDSE    |   371|
|19    |LD      |    35|
|20    |IBUF    |    60|
|21    |OBUF    |    44|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               | 20671|
|2     |  UPzynq20_test_design_i                           |UPzynq20_test_design                                           | 20567|
|3     |    axi_gpio_3                                     |UPzynq20_test_design_axi_gpio_3_0                              |   390|
|4     |      U0                                           |axi_gpio__parameterized3                                       |   390|
|5     |        AXI_LITE_IPIF_I                            |axi_lite_ipif_52                                               |   183|
|6     |          I_SLAVE_ATTACHMENT                       |slave_attachment_55                                            |   183|
|7     |            I_DECODER                              |address_decoder_56                                             |    98|
|8     |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I        |interrupt_control_53                                           |    11|
|9     |        gpio_core_1                                |GPIO_Core__parameterized1                                      |   169|
|10    |          \Not_Dual.INPUT_DOUBLE_REGS3             |cdc_sync_54                                                    |    80|
|11    |    axi_gpio_2                                     |UPzynq20_test_design_axi_gpio_2_0                              |   269|
|12    |      U0                                           |axi_gpio__parameterized1                                       |   269|
|13    |        AXI_LITE_IPIF_I                            |axi_lite_ipif_48                                               |   151|
|14    |          I_SLAVE_ATTACHMENT                       |slave_attachment_50                                            |   151|
|15    |            I_DECODER                              |address_decoder_51                                             |    82|
|16    |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I        |interrupt_control_49                                           |    11|
|17    |        gpio_core_1                                |GPIO_Core__parameterized0                                      |    88|
|18    |          \Not_Dual.INPUT_DOUBLE_REGS3             |cdc_sync__parameterized0                                       |    40|
|19    |    IP_AXI_Encoder_0                               |UPzynq20_test_design_IP_AXI_Encoder_0_0                        |   647|
|20    |      U0                                           |IP_AXI_Encoder_v1_0                                            |   647|
|21    |        IP_AXI_Encoder_v1_0_S00_AXI_inst           |IP_AXI_Encoder_v1_0_S00_AXI                                    |   647|
|22    |    rst_ps7_0_50M                                  |UPzynq20_test_design_rst_ps7_0_50M_0                           |    66|
|23    |      U0                                           |proc_sys_reset                                                 |    66|
|24    |        EXT_LPF                                    |lpf                                                            |    23|
|25    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync__parameterized1                                       |     6|
|26    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync__parameterized1_47                                    |     6|
|27    |        SEQ                                        |sequence_psr                                                   |    38|
|28    |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
|29    |    ps7_0_axi_periph                               |UPzynq20_test_design_ps7_0_axi_periph_0                        |  1819|
|30    |      xbar                                         |UPzynq20_test_design_xbar_0                                    |   688|
|31    |        inst                                       |axi_crossbar_v2_1_20_axi_crossbar                              |   688|
|32    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_20_crossbar_sasd                             |   681|
|33    |            addr_arbiter_inst                      |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   178|
|34    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_20_decerr_slave                              |    16|
|35    |            reg_slice_r                            |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   410|
|36    |            splitter_ar                            |axi_crossbar_v2_1_20_splitter__parameterized0                  |    11|
|37    |            splitter_aw                            |axi_crossbar_v2_1_20_splitter                                  |    31|
|38    |      s00_couplers                                 |s00_couplers_imp_1COS8BN                                       |  1131|
|39    |        auto_pc                                    |UPzynq20_test_design_auto_pc_0                                 |  1131|
|40    |          inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1131|
|41    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s                             |  1131|
|42    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   178|
|43    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    36|
|44    |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_44           |   130|
|45    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_45                 |    54|
|46    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_46                 |    71|
|47    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|48    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    52|
|49    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    26|
|50    |              SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice                  |   615|
|51    |                \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice                 |   208|
|52    |                \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_43              |   212|
|53    |                \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|54    |                \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   147|
|55    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   179|
|56    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    34|
|57    |                cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   129|
|58    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    56|
|59    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    69|
|60    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    65|
|61    |                bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    33|
|62    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |     8|
|63    |    IP_AXI_OpticalBus_0                            |UPzynq20_test_design_IP_AXI_OpticalBus_0_0                     |  1777|
|64    |      U0                                           |IP_AXI_OpticalBus_v1_0                                         |  1777|
|65    |        IP_AXI_OpticalBus_v1_0_S00_AXI_inst        |IP_AXI_OpticalBus_v1_0_S00_AXI                                 |  1762|
|66    |    IP_AXI_PWM_0                                   |UPzynq20_test_design_IP_AXI_PWM_0_0                            |  3243|
|67    |      U0                                           |IP_AXI_PWM_v1_0                                                |  3243|
|68    |        IP_AXI_PWM_v1_0_S00_AXI_inst               |IP_AXI_PWM_v1_0_S00_AXI                                        |  3237|
|69    |    processing_system7_0                           |UPzynq20_test_design_processing_system7_0_0                    |   244|
|70    |      inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|71    |    axi_gpio_0                                     |UPzynq20_test_design_axi_gpio_0_0                              |   374|
|72    |      U0                                           |axi_gpio                                                       |   374|
|73    |        AXI_LITE_IPIF_I                            |axi_lite_ipif                                                  |   167|
|74    |          I_SLAVE_ATTACHMENT                       |slave_attachment                                               |   167|
|75    |            I_DECODER                              |address_decoder                                                |    98|
|76    |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I        |interrupt_control                                              |    11|
|77    |        gpio_core_1                                |GPIO_Core                                                      |   169|
|78    |          \Not_Dual.INPUT_DOUBLE_REGS3             |cdc_sync                                                       |    64|
|79    |    IP_AXI_ADC_0                                   |UPzynq20_test_design_IP_AXI_ADC_0_1                            |  4766|
|80    |      U0                                           |IP_AXI_ADC_v2_0                                                |  4763|
|81    |        IP_AXI_ADC_v2_0_S00_AXI_inst               |IP_AXI_ADC_v2_0_S00_AXI                                        |  4756|
|82    |    xlconcat_0                                     |UPzynq20_test_design_xlconcat_0_0                              |     0|
|83    |    Inverter_3lvl_wrapper_0                        |UPzynq20_test_design_Inverter_3lvl_wrapper_0_1                 |  2536|
|84    |      U0                                           |Inverter_3lvl_wrapper                                          |  2536|
|85    |        Inverter_3lvl_i                            |Inverter_3lvl                                                  |  2536|
|86    |          BUS_16IN_0                               |Inverter_3lvl_BUS_16IN_0_0                                     |     0|
|87    |          BUS_16IN_1                               |Inverter_3lvl_BUS_16IN_1_0                                     |     0|
|88    |          BUS_16OUT_0                              |Inverter_3lvl_BUS_16OUT_0_0                                    |    16|
|89    |            U0                                     |BUS_16OUT_42                                                   |    16|
|90    |          BUS_16OUT_1                              |Inverter_3lvl_BUS_16OUT_0_1                                    |    16|
|91    |            U0                                     |BUS_16OUT_41                                                   |    16|
|92    |          BUS_16OUT_2                              |Inverter_3lvl_BUS_16OUT_1_0                                    |    16|
|93    |            U0                                     |BUS_16OUT                                                      |    16|
|94    |          P0N_3lvl_0                               |Inverter_3lvl_P0N_3lvl_0_0                                     |   311|
|95    |            U0                                     |P0N_3lvl_40                                                    |   311|
|96    |          P0N_3lvl_1                               |Inverter_3lvl_P0N_3lvl_1_0                                     |   311|
|97    |            U0                                     |P0N_3lvl_39                                                    |   311|
|98    |          P0N_3lvl_2                               |Inverter_3lvl_P0N_3lvl_1_1                                     |   311|
|99    |            U0                                     |P0N_3lvl_38                                                    |   311|
|100   |          P0N_3lvl_3                               |Inverter_3lvl_P0N_3lvl_0_1                                     |   311|
|101   |            U0                                     |P0N_3lvl_37                                                    |   311|
|102   |          P0N_3lvl_4                               |Inverter_3lvl_P0N_3lvl_0_2                                     |   311|
|103   |            U0                                     |P0N_3lvl_36                                                    |   311|
|104   |          P0N_3lvl_5                               |Inverter_3lvl_P0N_3lvl_0_3                                     |   311|
|105   |            U0                                     |P0N_3lvl_35                                                    |   311|
|106   |          P0N_3lvl_6                               |Inverter_3lvl_P0N_3lvl_0_4                                     |   311|
|107   |            U0                                     |P0N_3lvl_34                                                    |   311|
|108   |          P0N_3lvl_7                               |Inverter_3lvl_P0N_3lvl_0_5                                     |   311|
|109   |            U0                                     |P0N_3lvl                                                       |   311|
|110   |    IP_AXI_LEDS_0                                  |UPzynq20_test_design_IP_AXI_LEDS_0_0                           |   231|
|111   |      U0                                           |IP_AXI_LEDS_v1_0                                               |   231|
|112   |        IP_AXI_LEDS_v1_0_S00_AXI_inst              |IP_AXI_LEDS_v1_0_S00_AXI                                       |   231|
|113   |    IP_AXI_INVERTER_0                              |UPzynq20_test_design_IP_AXI_INVERTER_0_0                       |  1933|
|114   |      U0                                           |IP_AXI_INVERTER_v1_0                                           |  1895|
|115   |        IP_AXI_INVERTER_v1_0_S00_AXI_inst          |IP_AXI_INVERTER_v1_0_S00_AXI                                   |  1891|
|116   |    AckChecker_wrapper_0                           |UPzynq20_test_design_AckChecker_wrapper_0_0                    |  2272|
|117   |      U0                                           |AckChecker_wrapper                                             |  2272|
|118   |        AckChecker_i                               |AckChecker                                                     |  2272|
|119   |          AckCheckerConcept_0                      |AckChecker_AckCheckerConcept_0_0                               |    69|
|120   |            U0                                     |AckCheckerConcept_33                                           |    69|
|121   |          AckCheckerConcept_1                      |AckChecker_AckCheckerConcept_0_1                               |    69|
|122   |            U0                                     |AckCheckerConcept_32                                           |    69|
|123   |          AckCheckerConcept_10                     |AckChecker_AckCheckerConcept_6_1                               |    69|
|124   |            U0                                     |AckCheckerConcept_31                                           |    69|
|125   |          AckCheckerConcept_11                     |AckChecker_AckCheckerConcept_7_1                               |    69|
|126   |            U0                                     |AckCheckerConcept_30                                           |    69|
|127   |          AckCheckerConcept_12                     |AckChecker_AckCheckerConcept_4_2                               |    69|
|128   |            U0                                     |AckCheckerConcept_29                                           |    69|
|129   |          AckCheckerConcept_13                     |AckChecker_AckCheckerConcept_5_2                               |    69|
|130   |            U0                                     |AckCheckerConcept_28                                           |    69|
|131   |          AckCheckerConcept_14                     |AckChecker_AckCheckerConcept_6_2                               |    69|
|132   |            U0                                     |AckCheckerConcept_27                                           |    69|
|133   |          AckCheckerConcept_15                     |AckChecker_AckCheckerConcept_7_2                               |    69|
|134   |            U0                                     |AckCheckerConcept_26                                           |    69|
|135   |          AckCheckerConcept_16                     |AckChecker_AckCheckerConcept_12_0                              |    69|
|136   |            U0                                     |AckCheckerConcept_25                                           |    69|
|137   |          AckCheckerConcept_17                     |AckChecker_AckCheckerConcept_13_0                              |    69|
|138   |            U0                                     |AckCheckerConcept_24                                           |    69|
|139   |          AckCheckerConcept_18                     |AckChecker_AckCheckerConcept_14_0                              |    69|
|140   |            U0                                     |AckCheckerConcept_23                                           |    69|
|141   |          AckCheckerConcept_19                     |AckChecker_AckCheckerConcept_15_0                              |    69|
|142   |            U0                                     |AckCheckerConcept_22                                           |    69|
|143   |          AckCheckerConcept_2                      |AckChecker_AckCheckerConcept_0_2                               |    69|
|144   |            U0                                     |AckCheckerConcept_21                                           |    69|
|145   |          AckCheckerConcept_20                     |AckChecker_AckCheckerConcept_12_1                              |    69|
|146   |            U0                                     |AckCheckerConcept_20                                           |    69|
|147   |          AckCheckerConcept_21                     |AckChecker_AckCheckerConcept_13_1                              |    69|
|148   |            U0                                     |AckCheckerConcept_19                                           |    69|
|149   |          AckCheckerConcept_22                     |AckChecker_AckCheckerConcept_14_1                              |    69|
|150   |            U0                                     |AckCheckerConcept_18                                           |    69|
|151   |          AckCheckerConcept_23                     |AckChecker_AckCheckerConcept_15_1                              |    69|
|152   |            U0                                     |AckCheckerConcept_17                                           |    69|
|153   |          AckCheckerConcept_24                     |AckChecker_AckCheckerConcept_12_2                              |    69|
|154   |            U0                                     |AckCheckerConcept_16                                           |    69|
|155   |          AckCheckerConcept_25                     |AckChecker_AckCheckerConcept_13_2                              |    69|
|156   |            U0                                     |AckCheckerConcept_15                                           |    69|
|157   |          AckCheckerConcept_26                     |AckChecker_AckCheckerConcept_14_2                              |    69|
|158   |            U0                                     |AckCheckerConcept_14                                           |    69|
|159   |          AckCheckerConcept_27                     |AckChecker_AckCheckerConcept_15_2                              |    69|
|160   |            U0                                     |AckCheckerConcept_13                                           |    69|
|161   |          AckCheckerConcept_28                     |AckChecker_AckCheckerConcept_12_3                              |    69|
|162   |            U0                                     |AckCheckerConcept_12                                           |    69|
|163   |          AckCheckerConcept_29                     |AckChecker_AckCheckerConcept_13_3                              |    69|
|164   |            U0                                     |AckCheckerConcept_11                                           |    69|
|165   |          AckCheckerConcept_3                      |AckChecker_AckCheckerConcept_0_3                               |    69|
|166   |            U0                                     |AckCheckerConcept_10                                           |    69|
|167   |          AckCheckerConcept_30                     |AckChecker_AckCheckerConcept_14_3                              |    69|
|168   |            U0                                     |AckCheckerConcept_9                                            |    69|
|169   |          AckCheckerConcept_31                     |AckChecker_AckCheckerConcept_15_3                              |    69|
|170   |            U0                                     |AckCheckerConcept_8                                            |    69|
|171   |          AckCheckerConcept_4                      |AckChecker_AckCheckerConcept_0_4                               |    69|
|172   |            U0                                     |AckCheckerConcept_7                                            |    69|
|173   |          AckCheckerConcept_5                      |AckChecker_AckCheckerConcept_1_0                               |    69|
|174   |            U0                                     |AckCheckerConcept_6                                            |    69|
|175   |          AckCheckerConcept_6                      |AckChecker_AckCheckerConcept_2_0                               |    69|
|176   |            U0                                     |AckCheckerConcept_5                                            |    69|
|177   |          AckCheckerConcept_7                      |AckChecker_AckCheckerConcept_3_0                               |    69|
|178   |            U0                                     |AckCheckerConcept_4                                            |    69|
|179   |          AckCheckerConcept_8                      |AckChecker_AckCheckerConcept_4_1                               |    69|
|180   |            U0                                     |AckCheckerConcept_3                                            |    69|
|181   |          AckCheckerConcept_9                      |AckChecker_AckCheckerConcept_5_1                               |    69|
|182   |            U0                                     |AckCheckerConcept                                              |    69|
|183   |          BusBlock16IN_0                           |AckChecker_BusBlock16IN_0_0                                    |     0|
|184   |          BusBlock16IN_1                           |AckChecker_BusBlock16IN_0_1                                    |     0|
|185   |          BusBlock16IN_2                           |AckChecker_BusBlock16IN_0_2                                    |     0|
|186   |          BusBlock16IN_3                           |AckChecker_BusBlock16IN_2_0                                    |     0|
|187   |          BusBlock16IN_4                           |AckChecker_BusBlock16IN_1_0                                    |     0|
|188   |          BusBlock16IN_5                           |AckChecker_BusBlock16IN_4_0                                    |     0|
|189   |          BusBlock16IN_6                           |AckChecker_BusBlock16IN_4_1                                    |     0|
|190   |          BusBlock16IN_7                           |AckChecker_BusBlock16IN_6_0                                    |     0|
|191   |          BusBlock16OUT_0                          |AckChecker_BusBlock16OUT_0_0                                   |    16|
|192   |            U0                                     |BusBlock16OUT_2                                                |    16|
|193   |          BusBlock16OUT_1                          |AckChecker_BusBlock16OUT_0_1                                   |    16|
|194   |            U0                                     |BusBlock16OUT_1                                                |    16|
|195   |          BusBlock16OUT_2                          |AckChecker_BusBlock16OUT_0_2                                   |    16|
|196   |            U0                                     |BusBlock16OUT_0                                                |    16|
|197   |          BusBlock16OUT_3                          |AckChecker_BusBlock16OUT_1_0                                   |    16|
|198   |            U0                                     |BusBlock16OUT                                                  |    16|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:35 . Memory (MB): peak = 1352.363 ; gain = 674.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:02:22 . Memory (MB): peak = 1352.363 ; gain = 578.004
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:35 . Memory (MB): peak = 1352.363 ; gain = 674.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1370.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  FDR => FDRE: 168 instances
  LD => LDCE: 35 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1064 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:49 . Memory (MB): peak = 1370.535 ; gain = 976.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1370.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/UPzynq20/UPzynq20_test.runs/synth_1/UPzynq20_test_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UPzynq20_test_design_wrapper_utilization_synth.rpt -pb UPzynq20_test_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 10:23:50 2023...
