<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="24"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][23]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][22]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][21]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][20]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][19]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][18]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][17]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][16]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][15]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][14]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][13]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][12]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][11]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][10]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][9]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][8]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][7]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][6]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][5]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][4]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][3]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][2]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[araddr][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[arvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="25"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadMaster[rready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[arready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][31]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][30]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][29]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][28]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][27]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][26]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][25]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][24]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][23]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][22]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][21]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][20]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][19]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][18]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][17]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][16]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][15]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][14]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][13]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][12]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][11]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][10]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][9]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][8]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][7]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][6]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][5]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][4]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][3]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][2]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rdata][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="33"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rresp][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="34"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/axiReadSlave[rvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regAck]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFail]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][7]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][6]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][5]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][4]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][3]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][2]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regFailCode][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][31]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][30]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][29]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][28]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][27]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][26]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][25]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][24]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][23]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][22]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][21]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][20]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][19]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][18]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][17]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][16]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][15]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][14]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][13]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][12]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][11]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][10]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][9]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][8]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][7]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][6]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][5]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][4]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][3]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][2]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterOut[regRdData][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[endianness]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[i2cAddr][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regAddrSize][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regAddrSize][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regDataSize][1]"/>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regDataSize][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regOp]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="7"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[regReq]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="HpsFrontEndCore_1/BoardI2cAxiBridge/i2cRegMasterIn[tenbit]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="boardI2cOut[enable]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="boardI2cOut[scl]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="boardI2cOut[scloen]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="boardI2cOut[sda]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="4"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="boardI2cOut[sdaoen]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_bus_status_ctrl.staticfilt.sfblock.sSCL_reg[0]_i_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_bus_status_ctrl.staticfilt.sfblock.sSDA_reg[0]_i_2"/>
      </nets>
    </probe>
  </probeset>
</probeData>
