ğŸ” RTL Hardware Design & Security Library
From Logic Gates to Hardware Security Primitives

This repository contains 99 Verilog RTL modules ranging from fundamental digital logic circuits to advanced cryptographic and hardware security architectures.
Itâ€™s designed for students, researchers, and engineers exploring FPGA design, ASIC development, and secure digital system architectures.

ğŸ“˜ Overview

This collection is structured as a progressive learning and experimentation framework:

ğŸ§© Level 1â€“20: Core combinational & sequential logic

âš™ï¸ Level 21â€“50: Finite-state machines, registers, counters, and memory

âš¡ Level 51â€“80: Timing, control, synchronization, and arithmetic datapaths

ğŸ” Level 81â€“99: Advanced security-focused RTL â€” from TRNGs to AES, Galois multipliers, watermarking, and secure boot controllers.

Each module is synthesizable, self-contained, and suitable for FPGA testing on platforms like Xilinx, Intel, or Lattice.

ğŸ§  Highlights â€” Security-Focused RTL Designs (81â€“99)
#	Module	Description
86	TRNG_FPGA	True Random Number Generator using metastability and ring oscillators
87	Finite_Field_Multiplier	GF(2â¿) modular multiplication
88	ITA_Algorithm	Itohâ€“Tsujii Inversion Algorithm (GF(2â¸))
89	SHA_256_basic	Basic SHA-256 hash function pipeline
90	Watermarking	RTL watermark for anti-cloning & IP protection
91	GCD_Algorithm	Euclid & Binary GCD implementations
92	Matrix_Multiplication	Synthesizable NxN matrix multiply core
93	XTime_Function	AES xtime() operator (GF(2â¸) multiply-by-2)
94	Galois_Field_Multiplier	Polynomial-based GF(2â´) or GF(2â¸) multiplier
95	Mastrovito_4bit	Mastrovito-style modular GF multiplier
96	Montgomery	Modular multiplication for cryptographic arithmetic
96b	Montgomery_Ladder	Secure laddering for ECC scalar multiplication
97	BranchFree_Swap	Conditional swap for constant-time crypto
97b	Karatsuba	Recursive large-number multiplier
98	Tiny_Galois_LFSR	Compact Galois Linear Feedback Shift Register
99	TPU2	Minimal matrix multiply TPU-like architecture
ğŸ§© Core RTL Modules (1â€“80)

Includes full coverage of:

Logic gates, adders, subtractors, multipliers

FSM (Mealy/Moore), flip-flops, synchronizers

Encoders, decoders, multiplexers, counters

FIFO, RAM, ROM, registers, timing monitors

Clock gating, glitch filters, redundant checkers

Priority encoders, datapath design, and pipeline templates


<img width="1028" height="491" alt="image" src="https://github.com/user-attachments/assets/4fa168f1-88f8-4da6-b1cb-efedd7999937" />


â¤ï¸ Acknowledgment

â€œHardware security starts at the transistor, but trust begins in your RTL.â€

If you find this repo useful, please â­ it and share it with your FPGA / ASIC / hardware security peers.
Letâ€™s make open-source secure RTL design a movement.
