// Seed: 1107921582
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    output wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input wire id_14,
    input tri id_15,
    input tri1 id_16,
    input tri id_17,
    output tri0 id_18,
    output uwire id_19,
    input wire id_20,
    input wand id_21,
    input tri0 id_22,
    input wor id_23,
    output wand id_24,
    input uwire id_25,
    output supply1 id_26,
    input supply0 id_27,
    input wand id_28,
    output wire id_29,
    input supply0 id_30,
    input tri1 id_31,
    input uwire id_32,
    input tri0 id_33,
    output wor id_34
);
  wire id_36;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7
    , id_11,
    output wor id_8,
    input uwire id_9
);
  assign id_3 = id_9 !=? 1;
  assign id_2 = 1;
  module_0(
      id_2,
      id_6,
      id_7,
      id_9,
      id_7,
      id_2,
      id_6,
      id_6,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3,
      id_1,
      id_9,
      id_9,
      id_0,
      id_4,
      id_3,
      id_0,
      id_9,
      id_9,
      id_9,
      id_7,
      id_6,
      id_5,
      id_9,
      id_6,
      id_2,
      id_9,
      id_0,
      id_6,
      id_1,
      id_3
  );
endmodule
