./tb/reg32bit_dumpfile.vcd
./tb/regfile.vcd
./tb/a.out
./tb/dsn
./tb/verilog.out
./tb/waves.gtkw
./sim/verilog
./rtl/.alu.sv.swp
./rtl/.cpu_top.sv.swp
./sim/.gtkwaverc

