@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
@W: CG296 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":50:4:50:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":54:13:54:17|Referenced variable bytes is not in sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":56:66:56:72|Referenced variable counter is not in sensitivity list.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":66:11:66:16|Signal int_on is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":67:11:67:16|Signal mst_on is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":321:8:321:9|Pruning unused register p_W_sync.W_raddr_next_0_2(10 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":321:8:321:9|Pruning unused register p_W_sync.W_raddr_next_1_2(10 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":282:8:282:9|Pruning unused register BYTES_sig_3(1 downto 0). Make sure that there are no unused intermediate registers.

