/*
 * Hexagon Baseboard System emulation.
 *
 * Copyright (c) 2020 Qualcomm Innovation Center, Inc. All Rights Reserved.
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */


/*
 * Notice: the config table data structures below contain a mixture of
 * the original values present on the real hardware AND values that
 * are shifted.  The `_base` members are the ones which have been
 * shifted.  During initialization, the hexagon_testboard will transform
 * these entries back into the ones expected when accessing the config
 * table.
 */

static hexagon_config_table v66g_1024_cfgtable = {
 /* The following values were derived from hexagon-sim, QuRT config files */
 /* and the hexagon scoreboard for v66g_1024 found here: http://go/q6area */
    .l2tcm_base =           0xd8000000,
    .reserved =             0x0000d400,
    .subsystem_base =       0x00002000,
    .etm_base =             0xd8050000,
    .l2cfg_base =           0xd81a0000,
    .reserved2 =            0x00000000,
    .l1s0_base =            0xd8200000,
    .axi2_lowaddr =         0x00003000,
    .streamer_base =        0x00000000,
    .reserved2 =           0xd8190000,
    .fastl2vic_base =       0xd81e0000,
    .jtlb_size_entries =    0x00000080,
    .coproc_present =       0x00000000,
    .ext_contexts =         0x00000004,
    .vtcm_base =            0xd8200000,
    .vtcm_size_kb =         0x00000100,
    .l2tag_size =           0x00000400,
    .l2ecomem_size =        0x00000400,
    .thread_enable_mask =   0x0000000f,
    .eccreg_base =          0xd81f0000,
    .l2line_size =          0x00000080,
    .tiny_core =            0x00000000,
    .l2itcm_size =          0x00000000,
    .l2itcm_base =          0xd8200000,
    .reserved3 =          0x00000000,
    .dtm_present =          0x00000000,
    .dma_version =          0x00000000,
    .hvx_vec_log_length =   0x00000080,
    .core_id =              0x00000000,
    .core_count =           0x00000000,
    .coproc2_reg0 =     0x00000000,
    .coproc2_reg1 =       0x00000000,
    .v2x_mode =             0x00000000,
    .coproc2_reg2 =        0x00000000,
    .coproc2_reg3 =     0x00000000,
    .coproc2_reg4 =       0x00000000,
    .coproc2_reg5 =        0x00000000,
    .coproc2_reg6 =    0x00000000,
    .coproc2_reg7 =     0x00000000,
    .acd_preset =           0x00000000,
    .mnd_preset =           0x00000000,
    .l1d_size_kb =          0x00000000,
    .l1i_size_kb =          0x00000000,
    .l1d_write_policy =     0x00000000,
    .vtcm_bank_width =      0x00000000,
    .reserved3 =            0x00000000,
    .reserved4 =            0x00000000,
    .reserved5 =            0x00000000,
    .coproc2_cvt_mpy_size =     0x00000000,
    .axi3_lowaddr =         0x00000000,
};

static hexagon_config_extensions v66g_1024_extensions = {
    .cfgbase =        0xd8180000,
    .cfgtable_size =  0x00000400,
    .l2tcm_size =     0x00000000,
    .l2vic_base =     0xfc910000,
    .l2vic_size =     0x00001000,
    .csr_base =       0xfc900000,
    .qtmr_rg0 =       0xfc921000,
    .qtmr_rg1 =       0xfc922000,
};

static hexagon_config_table v68n_1024_cfgtable = {
 /* The following values were derived from hexagon-sim, QuRT config files, */
 /* and the hexagon scoreboard for v68n_1024 found here: http://go/q6area  */
    .l2tcm_base =           0xd8000000,
    .reserved =             0x00000000,
    .subsystem_base =       0x00002000,
    .etm_base =             0xd8190000,
    .l2cfg_base =           0xd81a0000,
    .reserved2 =            0x00000000,
    .l1s0_base =            0xd8400000,
    .axi2_lowaddr =         0x00003000,
    .streamer_base =        0xd81c0000,
    .reserved2 =           0xd81d0000,
    .fastl2vic_base =       0xd81e0000,
    .jtlb_size_entries =    0x00000080,
    .coproc_present =       0x00000000,
    .ext_contexts =         0x00000004,
    .vtcm_base =            0xd8400000,
    .vtcm_size_kb =         0x00001000,
    .l2tag_size =           0x00000400,
    .l2ecomem_size =        0x00000400,
    .thread_enable_mask =   0x0000003f,
    .eccreg_base =          0xd81f0000,
    .l2line_size =          0x00000080,
    .tiny_core =            0x00000000,
    .l2itcm_size =          0x00000000,
    .l2itcm_base =          0xd8200000,
    .reserved3 =          0x00000000,
    .dtm_present =          0x00000000,
    .dma_version =          0x00000001,
    .hvx_vec_log_length =   0x00000007,
    .core_id =              0x00000000,
    .core_count =           0x00000000,
    .coproc2_reg0 =     0x00000000,
    .coproc2_reg1 =       0x00000000,
    .v2x_mode =             0x1f1f1f1f,
    .coproc2_reg2 =        0x00000000,
    .coproc2_reg3 =     0x00000000,
    .coproc2_reg4 =       0x00000000,
    .coproc2_reg5 =        0x00000000,
    .coproc2_reg6 =    0x00000000,
    .coproc2_reg7 =     0x00000000,
    .acd_preset =           0x1f1f1f1f,
    .mnd_preset =           0x1f1f1f1f,
    .l1d_size_kb =          0x1f1f1f1f,
    .l1i_size_kb =          0x1f1f1f1f,
    .l1d_write_policy =     0x1f1f1f1f,
    .vtcm_bank_width =      0x1f1f1f1f,
    .reserved3 =            0x1f1f1f1f,
    .reserved4 =            0x1f1f1f1f,
    .reserved5 =            0x1f1f1f1f,
    .coproc2_cvt_mpy_size =     0x00000000,
    .axi3_lowaddr =         0x1f1f1f1f,
};

static hexagon_config_extensions v68n_1024_extensions = {
    .cfgbase =           0xde000000,
    .cfgtable_size =     0x00000400,
    .l2tcm_size =        0x00000000,
    .l2vic_base =        0xfc910000,
    .l2vic_size =        0x00001000,
    .csr_base =          0xfc900000,
    .qtmr_rg0 =          0xfc921000,
    .qtmr_rg1 =          0xfc922000,
};

static hexagon_config_table v69na_1024_cfgtable = {
 /* The following values were derived from hexagon-sim, QuRT config files, */
 /* and the hexagon scoreboard for v69na_1024 found here: http://go/q6area */
    .l2tcm_base =           0xd8000000,
    .reserved =             0x00000000,
    .subsystem_base =       0x00002000,
    .etm_base =             0xd8190000,
    .l2cfg_base =           0xd81a0000,
    .reserved2 =            0x00000000,
    .l1s0_base =            0xd8400000,
    .axi2_lowaddr =         0x00003000,
    .streamer_base =        0xd81c0000,
    .reserved2 =           0xd81d0000,
    .fastl2vic_base =       0xd81e0000,
    .jtlb_size_entries =    0x00000080,
    .coproc_present =       0x00000000,
    .ext_contexts =         0x00000004,
    .vtcm_base =            0xd9000000,
    .vtcm_size_kb =         0x00002000,
    .l2tag_size =           0x00000400,
    .l2ecomem_size =        0x00000400,
    .thread_enable_mask =   0x0000003f,
    .eccreg_base =          0xd81f0000,
    .l2line_size =          0x00000080,
    .tiny_core =            0x00000000,
    .l2itcm_size =          0x00000000,
    .l2itcm_base =          0xd8200000,
    .reserved3 =          0xd81b0000,
    .dtm_present =          0x00000000,
    .dma_version =          0x00000001,
    .hvx_vec_log_length =   0x00000007,
    .core_id =              0x00000000,
    .core_count =           0x00000000,
    .coproc2_reg0 =     0x00000000,
    .coproc2_reg1 =       0x00000000,
    .v2x_mode =             0x1f1f1f1f,
    .coproc2_reg2 =        0x00000000,
    .coproc2_reg3 =     0x00000000,
    .coproc2_reg4 =       0x00000000,
    .coproc2_reg5 =        0x00000000,
    .coproc2_reg6 =    0x00000000,
    .coproc2_reg7 =     0x00000000,
    .acd_preset =           0x1f1f1f1f,
    .mnd_preset =           0x1f1f1f1f,
    .l1d_size_kb =          0x1f1f1f1f,
    .l1i_size_kb =          0x1f1f1f1f,
    .l1d_write_policy =     0x1f1f1f1f,
    .vtcm_bank_width =      0x1f1f1f1f,
    .reserved3 =            0x1f1f1f1f,
    .reserved4 =            0x1f1f1f1f,
    .reserved5 =            0x1f1f1f1f,
    .coproc2_cvt_mpy_size =     0x00000000,
    .axi3_lowaddr =         0x1f1f1f1f,
};

static hexagon_config_extensions v69na_1024_extensions = {
    .cfgbase =             0xde000000,
    .cfgtable_size =       0x00000400,
    .l2tcm_size =          0x00000000,
    .l2vic_base =          0xfc910000,
    .l2vic_size =          0x00001000,
    .csr_base =            0xfc900000,
    .qtmr_rg0 =            0xfc921000,
    .qtmr_rg1 =            0xfc922000,
};


static hexagon_config_table v73na_1024_cfgtable = {
    .l2tcm_base =           0xd8000000,
    .reserved =             0x00000000,
    .subsystem_base =       0x00002000,
    .etm_base =             0xd8190000,
    .l2cfg_base =           0xd81a0000,
    .reserved2 =            0x00000000,
    .l1s0_base =            0xd8400000,
    .axi2_lowaddr =         0x00003000,
    .streamer_base =        0xd81c0000,
    .reserved2 =           0xd81d0000,
    .fastl2vic_base =       0xd81e0000,
    .jtlb_size_entries =    0x00000080,
    .coproc_present =       0x00000000,
    .ext_contexts =         0x00000004,
    .vtcm_base =            0xd8400000,
    .vtcm_size_kb =         0x00001000,
    .l2tag_size =           0x00000400,
    .l2ecomem_size =        0x00000400,
    .thread_enable_mask =   0x0000003f,
    .eccreg_base =          0xd81f0000,
    .l2line_size =          0x00000080,
    .tiny_core =            0x00000000,
    .l2itcm_size =          0x00000000,
    .l2itcm_base =          0xd8200000,
    .reserved3 =          0x00000000,
    .dtm_present =          0x00000000,
    .dma_version =          0x00000001,
    .hvx_vec_log_length =   0x00000007,
    .core_id =              0x00000000,
    .core_count =           0x00000000,
    .coproc2_reg0 =     0x00000000,
    .coproc2_reg1 =       0x00000000,
    .v2x_mode =             0x00000000,
    .coproc2_reg2 =        0x00000000,
    .coproc2_reg3 =     0x00000000,
    .coproc2_reg4 =       0x00000000,
    .coproc2_reg5 =        0x00000000,
    .coproc2_reg6 =    0x00000000,
    .coproc2_reg7 =     0x00000000,
    .acd_preset =           0x00000001,
    .mnd_preset =           0x00000001,
    .l1d_size_kb =          0x00000010,
    .l1i_size_kb =          0x00000020,
    .l1d_write_policy =     0x00000002,
    .vtcm_bank_width =      0x00000040,
    .reserved3 =            0x00000001,
    .reserved4 =            0x00000000,
    .reserved5 =            0x00000000,
    .coproc2_cvt_mpy_size =     0x00000000,
    .axi3_lowaddr =         0x00000000,
};

static hexagon_config_extensions v73na_1024_extensions = {
    .cfgbase =             0xd8180000,
    .cfgtable_size =       0x00000400,
    .l2tcm_size =          0x00000000,
    .l2vic_base =          0xfc910000,
    .l2vic_size =          0x00001000,
    .csr_base =            0xfc900000,
    .qtmr_rg0 =            0xfc921000,
    .qtmr_rg1 =            0xfc922000,
};

static hexagon_config_table SA8540P_cdsp0_cfgtable = {
    .l2tcm_base = 0x1a000000,
    .reserved = 0x00000000,
    .subsystem_base = 0x1b380000,
    .etm_base = 0x1a190000,
    .l2cfg_base = 0x1a1a0000,
    .reserved2 = 0x1a1b0000,
    .l1s0_base = 0x1a800000,
    .axi2_lowaddr = 0x00000000,
    .streamer_base = 0x1a1c0000,
    .reserved2 = 0x1a1d0000,
    .fastl2vic_base = 0x1a1e0000,
    .jtlb_size_entries = 0x00000080,
    .coproc_present = 0x00000000,
    .ext_contexts = 0x00000004,
    .vtcm_base = 0x1a800000,
    .vtcm_size_kb = 0x00002000,
    .l2tag_size = 0x00000400,
    .l2ecomem_size = 0x00000400,
    .thread_enable_mask = 0x0000003f,
    .eccreg_base = 0x00001a1f0000,
    .l2line_size = 0x00000080,
    .tiny_core = 0x00000000,
    .l2itcm_size = 0x00000000,
    .l2itcm_base = 0x1a000000,
    .reserved3 = 0x00000000,
    .dtm_present = 0x00000000,
    .dma_version = 0x00000001,
    .hvx_vec_log_length = 0x00000007,
    .core_id = 0x00000000,
    .core_count = 0x00000000,
    .coproc2_reg0 = 0x00000000,
    .coproc2_reg1 = 0x00000000,
    .v2x_mode = 0x00000001,
    .coproc2_reg2 = 0x00000000,
    .coproc2_reg3 = 0x00000000,
    .coproc2_reg4 = 0x00000000,
    .coproc2_reg5 = 0x00000000,
    .coproc2_reg6 = 0x00000000,
    .coproc2_reg7 = 0x00000000,
    .acd_preset = 0x00000001,
    .mnd_preset = 0x00000001,
    .l1d_size_kb = 0x00000010,
    .l1i_size_kb = 0x00000020,
    .l1d_write_policy = 0x00000002,
    .vtcm_bank_width = 0x00000040,
    .reserved3 = 0x00000001,
    .reserved4 = 0x00000001,
    .reserved5 = 0x00000000,
    .coproc2_cvt_mpy_size = 0x00000000,
    .axi3_lowaddr = 0x00000000,
};

static hexagon_config_extensions SA8540P_cdsp0_extensions = {
    .cfgbase =         0x1a000000 + 0x180000,
    .cfgtable_size =   0x00000400,
    .l2tcm_size =      0x00000000,
    .l2vic_base =      0x1B300000 + 0x90000,
    .l2vic_size =      0x00001000,
    .csr_base =        0x1B300000,
    .qtmr_rg0 =        0x1B300000 + 0xA0000,
    .qtmr_rg1 =        0x1B300000 + 0xA1000,
};


static hexagon_config_table SA8775P_cdsp0_cfgtable = {
    .l2tcm_base = 0x24000000,
    .reserved = 0x00000000,
    .subsystem_base = 0x26380000,
    .etm_base = 0x24190000,
    .l2cfg_base = 0x241a0000,
    .reserved2 = 0x241b0000,
    .l1s0_base = 0x25000000,
    .axi2_lowaddr = 0x00000000,
    .streamer_base = 0x00000000,
    .reserved2 = 0x00000000,
    .fastl2vic_base = 0x241e0000,
    .jtlb_size_entries = 0x00000080,
    .coproc_present = 0x00000000,
    .ext_contexts = 0x00000004,
    .vtcm_base = 0x25000000,
    .vtcm_size_kb = 0x00002000,
    .l2tag_size = 0x00000400,
    .l2ecomem_size = 0x00000000,
    .thread_enable_mask = 0x0000003f,
    .eccreg_base = 0x241f0000,
    .l2line_size = 0x00000080,
    .tiny_core = 0x00000000,
    .l2itcm_size = 0x00000000,
    .l2itcm_base = 0x24000000,
    .reserved3 = 0x00000000,
    .dtm_present = 0x00000000,
    .dma_version = 0x00000003,
    .hvx_vec_log_length = 0x00000007,
    .core_id = 0x00000000,
    .core_count = 0x00000000,
    .coproc2_reg0 = 0x00000000,
    .coproc2_reg1 = 0x00000000,
    .v2x_mode = 0x00000001,
    .coproc2_reg2 = 0x00000000,
    .coproc2_reg3 = 0x00000000,
    .coproc2_reg4 = 0x00000000,
    .coproc2_reg5 = 0x00000000,
    .coproc2_reg6 = 0x00000000,
    .coproc2_reg7 = 0x00000000,
    .acd_preset = 0x00000001,
    .mnd_preset = 0x00000000,
    .l1d_size_kb = 0x00000010,
    .l1i_size_kb = 0x00000020,
    .l1d_write_policy = 0x00000002,
    .vtcm_bank_width = 0x00000080,
    .reserved3 = 0x00000001,
    .reserved4 = 0x00000000,
    .reserved5 = 0x00000003,
    .coproc2_cvt_mpy_size = 0x00000000,
    .axi3_lowaddr = 0x000000e0,
    .capacity_domain = 0x00000080,
    .reserved = 0x00000000,
    .coproc2_int8_subcolumns = 0x00000000,
    .corecfg_present = 0x00000005,
    .coproc2_fp16_acc_exp = 0x00000000,
    .AXIM2_secondary_base = 0x00000000,
    /* .reserved6 = 0x00000000, */
};

static hexagon_config_extensions SA8775P_cdsp0_extensions = {
    .cfgbase =         0x24000000 + 0x180000,
    .cfgtable_size =   0x00000400,
    .l2tcm_size =      0x00000000,
    .l2vic_base =      0x26300000 + 0x90000,
    .l2vic_size =      0x00001000,
    .csr_base =        0x26300000,
    .qtmr_rg0 =        0x26300000 + 0xA0000,
    .qtmr_rg1 =        0x26300000 + 0xA1000,
};

