// Seed: 255047824
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign {id_1, 1'b0, {id_1}} = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = id_0;
  always_comb id_3 <= id_3;
  initial begin : LABEL_0
    id_2 = id_3;
  end
  module_0 modCall_1 ();
  wire id_4;
  assign id_3 = -1;
endmodule
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = id_2;
  assign module_0.id_1 = 0;
  wire module_2;
endmodule
